



Received August 28, 2025; Received in revised form November 17, 2025, December 11, 2025; Accepted December 18, 2025; Date of publication January 19, 2026.

The review of this paper was arranged by Associate Editor Victor F. Mendes and Editor-in-Chief Allan F. Cupertino.

Digital Object Identifier <http://doi.org/10.18618/REP.e202606>

# SiC-Based Half-Bridge Converter: Impact of Gate Resistance on Switching Behavior and Loss Estimation

João J. F. Evangelista Filho<sup>1,\*</sup>, Robson Mayer<sup>1</sup>, J. A. Pomilio<sup>1</sup>

<sup>1</sup> Universidade Estadual de Campinas (UNICAMP) - Campinas, SP, Brasil

e-mail: j257385@dac.unicamp.br\*; rmayer@unicamp.br; antenor@unicamp.br.

\*Corresponding author.

**ABSTRACT:** This study explores the behavior of SiC MOSFETs in a half-bridge converter, emphasizing simulation and experimental validation under both ZVS and non-ZVS conditions. Fast switching and high efficiency make SiC attractive, but parasitic-induced oscillations and EMC require careful design. The influence of gate resistance on switching dynamics and loss mechanisms is analyzed, showing that higher gate resistance reduces oscillations but increases switching losses. For estimating the MOSFET dissipated power, traditional current sensing with current probes or shunt resistors introduces parasitic elements that affect the transistor switching and compromise the instantaneous power measurements. As a result, alternative methods were employed for loss estimation in high-frequency SiC converters. Results demonstrate that increasing gate resistance from  $3\ \Omega$  to  $30\ \Omega$  reduces oscillation amplitude by 41%, while increasing switching losses by 53.8%. These findings support gate-drive optimization in SiC-based converters.

**KEYWORDS:** SiC MOSFET, Gate Resistance, Switching Losses.

## I. INTRODUCTION

Silicon Carbide (SiC) MOSFETs have become increasingly prominent in high-frequency and high-efficiency power conversion applications due to their fast-switching capabilities, low conduction losses and capability to operate at elevated junction temperatures [1]. However, their fast-switching behavior introduces significant challenges regarding switching noise, electromagnetic compatibility (EMC), and accurate loss estimation [2]. One of the key difficulties lies in measuring instantaneous power losses, which traditionally involves capturing the product of drain-to-source voltage and drain current. In practical setups, especially at high frequencies, inserting current sensors such as current probes in the drain path introduces considerable parasitic inductance, distorting the switching waveforms and compromising power measurement accuracy [3]. This effect renders conventional methods unreliable for evaluating power losses in SiC-based converters [4].

Gate resistance adjustment has been employed to mitigate oscillations caused by the interaction between device parasitic elements and printed circuit board (PCB) layout. Increasing the gate resistance reduces voltage and current ringing, and consequently lowering electromagnetic interference (EMI). However, this comes at the cost of higher switching losses, as slower transitions lead to increased overlap between voltage and current during switching [5]. Thermal measurements further confirmed that higher gate resistance values correlate with elevated device temperatures, reinforcing the trade-off between (EMI) mitigation and energy dissipation [6].

Given the limitations of intrusive current measurement techniques and the inherent trade-offs in gate drive tuning, this study uses an alternative method for estimating switching losses in SiC converters [7]. By comparing the measured input and output power, it is possible to derive reliable estimates of energy dissipation without altering the converter's dynamic behavior [8]. This method is particularly relevant for SiC MOSFETs, whose nanosecond-scale switching transitions make conventional measurements highly susceptible to parasitic circuit elements and probe-induced distortions. The insights presented contribute to developing more accurate evaluation techniques and optimized gate driving strategies for high-performance SiC and GaN power electronics [9] - [13].

Moreover, the selection and configuration of gate resistors directly affect switching speed, transient behavior, and circuit stability. The interaction between parasitic elements, such as inductances and intrinsic MOSFET capacitances, and gate drive parameters can give rise to resonant oscillations, overvoltages, and waveform distortions. These effects pose challenges to both converter design and the accurate experimental characterization of switching behavior. Therefore, a thorough understanding of the interplay among gate resistance, parasitic components, and the measurement setup is essential for achieving reliable and high-efficiency converter operation. Thus, a non-intrusive loss estimation approach for SiC converters is presented and validated in this study.

## II. SIMULATION OF SWITCHING BEHAVIOR, LOSSES, AND GATE RESISTANCE EFFECTS IN SiC CONVERTER

The simulation was used to verify the circuit's operation before implementation and, if necessary, allow for redesign. Additionally, it provides the ability to observe signals that would not be accessible in experimental setups. The detailed parameters are presented in Table 1.

TABLE 1. Converter Parameters.

Parameter	Symbol	Value
Input Voltage	$V_i$	128 V <sub>DC</sub>
Switching frequency	$f_s$	100 kHz
Gate resistor	$R_G$	3/30 Ω
Gate Voltage	$V_{GS}$	15/-3 V
Output Voltage	$V_o$	128 V <sub>DC</sub>
Output Power	$P_o$	500 W
Load	$R-L$	11 Ω/60 μH
MOSFET	SiC	C3M0021120K

This simulation considers the effects of parasitic inductances in a half-bridge circuit, shown in Fig. 1. The connection of 40 nH inductances corresponds approximately to PCB traces with a length of 3–4 cm.

The SPICE model provided by the SiC MOSFET manufacturer includes non-ideal characteristics of transistors, such as the junction capacitances and connection inductances.

The parasitic inductances were added externally, with 10 nH and 40 nH values. This inductance value can be determined using equation (1), equation provided from Saturn PCB Design. The 20 nH inductance corresponds to the internal value of the SPICE model.

$$L = 2l \cdot \ln\left(\frac{2l}{w+h}\right) - k \quad (1)$$




FIGURE 1. Simulated half-bridge converter.

Fig. 2(a) shows the load waveforms. The voltage is a square wave, applied to an RL load. A slight oscillation can be observed during the dead time interval (600 ns), noticeable in the output voltage  $V_o$  (marked with the red arrow). During this dead time, conduction occurs through the reverse diode.

Fig. 2(b) illustrates waveforms of high-side (HS) and low-side (LS) transistors. The rectangle highlights the moment of reverse conduction in the HS MOSFET. Due to the dead time, this reverse conduction initially occurs through the body diode. When the gate signal is applied, as the on-resistance is very low, the current flows through the channel, turning off the diode. This can be seen in the marked area, where a slight decrease in the reverse voltage indicates the

transition from diode to channel conduction. These losses during diode conduction are very important, since they occur at the maximum current and the voltage drop is much higher than the channel voltage.

Fig. 2(c) provides a more detailed illustration of the transistor switching behavior during turn-on and turn-off. The instantaneous power, calculated by the multiplication of the current and voltage waveforms, is not dissipated in the MOSFET; instead, this effect occurs during the  $V_{ds}$  voltage transitions and the energy exchange between the transistor's capacitances, resulting in a positive peak in one transistor and a negative peak in the other. This characterizes Zero Voltage Switching (ZVS). The switching interval is very short, so the MOSFET's capacitance is enough to provide this soft-commutation. Once the switching transitions are completed, only the conduction loss remains

Despite all the parasitic inductances inserted in the circuit, no relevant oscillations are present in the simulated results, which is a consequence of the soft-commutations at this operation point.

A different topology is used to analyze the switching losses in hard-commutation conditions. Instead of being connected to the DC voltage center tap, the load is moved to the positive terminal, as shown in Fig. 3. The 25% duty cycle, defined for the LS transistor, assures unidirectional load current. Two situations were verified, one with reduced gate resistance (3 Ω) and other with 30 Ω.




FIGURE 2. Waveforms with soft-commutation.(a) Converter Output Voltage and Current; (b)  $V_{ds}$  Signals of the HS and LS Turn-On,  $I_d$  HS, Instantaneous Power HS and LS; (c) HS and LS  $V_{ds}$  signals, HS Drain Current ( $I_d$ ), and HS Instantaneous Power.




FIGURE 3. Simulation circuit for hard-commutation analysis.

Fig. 4 illustrates the waveforms changing the gate driver resistance,  $R_G$ , from 3 to 30  $\Omega$ . Now the load voltage,  $V_o$ , and current,  $I_o$ , are unidirectional, resulting in a hard-commutation to LS transistor turn-on.

Using  $R_G = 3 \Omega$  (Fig. 4(a)), there is an overvoltage on the load, which reaches 250 V. While the LS transistor is off, the load current flows reversely through the HS MOSFET channel. Due to the dead time, the respective body diode assumes the load current when this transistor is turned off. When the LS MOSFET receives the gate signal, it will take the current, blocking the HS diode. The diode reverse recovery characteristics, especially the junction capacitance, will resonate with the circuit inductances, producing a 24 MHz oscillation. The same load overvoltage is also observed on the HS MOSFET. This oscillation affects the gate-source voltages.

Using  $R_G = 30 \Omega$ , drastically reduces the overvoltage, as shown in Fig. 4(b). Still, the trade-off that occurs paid will be the increase in the commutation power losses, as will be discussed later.



FIGURE 4.  $V_{gs}$ , load voltage, and load current.  $D = 25\%$ . (a)  $R_G = 3 \Omega$ ; (b)  $R_G = 30 \Omega$ .

Fig. 5(a) presents the SPICE simulation results illustrating the switching transition details for a gate resistance of  $R_G = 3 \Omega$ , Fig. 5(b) shows the corresponding behavior for  $R_G = 30 \Omega$ . The 24 MHz resonance results in a high overvoltage on the HS switch. It can be observed that increasing the gate resistor reduces the oscillation amplitude

and increases the damping rate. There is also a slight increase in the delay between the logic signal and the actual switching of the devices.

Another important result is the changes in the instantaneous power observed on the transistors. In both cases, the oscillatory behavior of the power on the HS MOSFET indicates the dominance of reactive components, which means the expected active power loss is low. However, as the voltage does not oscillate for the LS transistor, the instantaneous power means power losses.

FIGURE 5. Waveforms at HS turn-on (a)  $R_G = 3 \Omega$ ; (b)  $R_G = 30 \Omega$ .

The calculation of the energy dissipated in the transistors is presented in Table 2. The energy was computed using the “INT” function in PSIM, which integrates the instantaneous power over time during the switching transitions of both transistors. For the LS switch, the  $R_G = 30 \Omega$  results in five times more energy dissipation compared to  $3 \Omega$ . The HS transistor shows no significant changes. The turn-on of the HS transistor is soft, since there is a ZVS transition when the LS MOSFET turns off and the HS reverse diode assumes the current, regardless of the  $R_G$ .

Table 2 shows the energy dissipation when the converter operates in ZVS.

TABLE 2. Energy Dissipation in HS and LS (ZVS) -  $f_s = 100\text{kHz}$ .

Energy/Power Dissipation							
$R_G$ ( $\Omega$ )	Transition	Energy ( $\mu\text{J}$ )	Transition	Energy ( $\mu\text{J}$ )	Transition Power (mW)	Diode Cond. Loss (mW)	Cond. Losses (mW)
3	LS on	-2.87	LS off	3.42	55.00	328.60	47.05
	HS off	3.03	HS on	-3.00			
30	LS on	-2.98	LS off	3.39	82.00	357.70	47.05
	HS off	3.38	HS on	-2.97			

The rise time of  $V_{ds}$  waveforms for both HS and LS MOSFETs remained nearly unchanged, (see Fig. 6) measuring approximately 14 ns ( $R_G = 3 \Omega$ ) and 20 ns ( $R_G = 30 \Omega$ ). This limited variation occurs because the  $V_{ds}$  transition depends on the load current and the channel characteristics of the MOSFET, rather than on the gate

resistance. As a result, the  $dV/dt$  remained relatively unaffected by the change in  $R_G$ .




FIGURE 6. Comparison of impact  $R_G$  in  $V_{ds}$  signals.

Conversely, the  $V_{gs}$  waveforms exhibited a pronounced dependence on the gate resistance, see Fig. 7. Since the gate circuit can be modeled as an RC network ( $\tau = R_G \times C_G$ ), increasing  $R_G$  by a factor of ten significantly lengthened the turn-off transient, producing a visible tail in the  $V_{gs}$  HS waveform. This prolonged turn-off delays the full blocking state of the device, slightly shifting the timing of the  $V_{ds}$  HS and  $V_{ds}$  LS transitions.




FIGURE 7. Comparison of impact  $R_G$  in  $V_{gs}$  signals.

Table 3 shows the energy dissipation when the converter operates in non-ZVS.

TABLE 3 – Energy Dissipation in HS and LS (non-ZVS) -  $f_s = 100\text{kHz}$ .

Energy/Power Dissipation							
$R_G$ ( $\Omega$ )	Transition	Energy ( $\mu J$ )	Transition	Energy ( $\mu J$ )	Transition Power (W)	Diode Cond. Loss (mW)	Cond. Losses (mW)
3	LS on	2.64	LS off	3.36	1.14	0.83	75.65
	HS off	7.93	HS on	-2.58			
30	LS on	5.96	LS off	8.55	1.43	1.28	75.86
	HS off	3.39	HS on	-3.55			

### III. EXPERIMENTAL RESULTS

The experimental circuit, conceptually, is the same as shown in Fig. 3, operating at 100 kHz with  $D=25\%$ , defined as an LS transistor. Table 4 shows the SiC MOSFET.

TABLE 4. Electrical characteristics of SiC MOSFET.

Parameters	C3M0021120K
$V_{DS}$	1200 V
$I_D$	78 A
$V_{GS(TH)}$	2.0 V~2.5 V
$R_{DS(ON)}$	21 mΩ
$C_{iss}$	4818 pF
$t_r$	33 ns
$C_{oss}$	380 pF @ 128 V
$Q_R$	162 nC
PACKAGE	TO-247-4L

It is important to note that the 1200 V SiC MOSFET used in this study was operated at a comparatively low dc-link voltage due to safety and laboratory equipment constraints. Under these conditions, the device's output capacitance ( $C_{oss}$ ) becomes a dominant factor in the switching dynamics, accentuating non-ideal transient behavior. These operating conditions, while restricted, still provide valuable insight into the influence of gate resistance and parasitic elements on the device's dynamic performance.

The experiments use the driver and converter board shown in Fig. 8. Integrating the driver and converter into a single board results in a compact layout, reducing the interconnections and minimizing parasitic inductances.




FIGURE 8. Driver and converter board.

To measure the drain current of the HS and LS MOSFETs using a current probe, a wire was inserted in series with each transistor's drain, as shown in Fig. 9. However, due to the wire length (4 cm), this additional inductance is expected to affect the measured signals. More than this, for connecting the measurement loops, the ceramic capacitors (see Fig. 9) that allow a high-frequency path between the dc source and the transistors are disconnected from the drain, increasing the inductive effect in series with the main path of the switching current. Four test scenarios were conducted, combining the presence or absence of the current loop and the use of gate resistors of 3 Ω and 30 Ω.



FIGURE 9. Arrangement for drain current measurements.

### A. SWITCHING TEST WITH CURRENT PROBE, $D = 25\%$ , $R_g = 3\Omega$

Fig. 10 shows that only the turn-on of the HS MOSFET is noisy. Fig. 11 and 12 highlights the details of this transition. Only the HS MOSFET exhibits significant noise, as it operates in freewheeling mode and undergoes hard-switching, which excites resonances in the circuit. The LS MOSFET, in contrast, shows clean transitions without oscillations. When the LS transistor turns off, due to the dead time, the load current freewheels through the HS MOSFET diode. Due to the devices' capacitances, the fast commutation behaves like a ZVS, and no resonances or over-voltages are observed in Fig. 12. After the dead time, the gate signal is applied to the HS transistor, and the current is transferred to the channel. When the reverse diode conducts, the  $V_{ds}$  HS voltage is more negative than when the current flows through the channel. The HS transistor switches off before the gate signal is applied to the LS transistor and the HS MOSFET reverse diode again assumes the load current. LS transistor turns on, assuming the load current, blocking the diode.




FIGURE 10. Switching waveforms with current probe and  $R_g = 3\Omega$ .  $V_{ds}$  LS and HS,  $I_d$  HS, and instantaneous power HS. Horiz: 2  $\mu$ s/div.




FIGURE 11. Switching waveforms with current probe and  $R_g = 3\Omega$ .  $V_{ds}$  LS and HS,  $I_d$  HS, and instantaneous power HS. LS turn-on transition. Horiz: 100 ns/div.




FIGURE 12. Switching waveforms with current probe and  $R_g = 3\Omega$ .  $V_{ds}$  LS and HS,  $I_d$  HS, and instantaneous power HS. LS turn-off transition. Horiz: 100 ns/div.

The diode reverse recovery induces a strong oscillation between the HS switch capacitances and the parasitic inductances in the current path. The increase in inductance caused by the placement of the drain current measurement points contributes to the oscillation observed in the HS  $V_{ds}$  and in the current. The resonance frequency is around 26 MHz.

The product of ( $V_{ds}$  HS  $\times$   $I_d$  HS) does not represent dissipated power but rather energy exchange among the reactive elements in the circuit. The instantaneous power during the turn-off of the HS MOSFET has a near-zero value, confirming the soft-commutation.

The  $V_{gs}$ , see Fig. 13, reflects the HS  $V_{ds}$  oscillation, which could lead to multiple switching and simultaneous conduction of both transistors. The observed variation in the  $V_{gs}$  voltage is mainly attributed to the oscillations in the drain current during the switching processes.

To investigate whether the oscillation originates from a resonance in the gate circuit, consider that, according to the manufacturer's SPICE model, the MOSFET has a gate inductance ( $L_g$ ) of 12.5 nH and a gate capacitance ( $C_g$ ) of 4.8 nF. This results in a natural resonance frequency ( $f_0$ ) of approximately 20.5 MHz (2), different from the observed frequency. But since the internal gate resistance is 0.4  $\Omega$  and the external one is 3  $\Omega$ , the gate circuit is overdamped (3). This means it is not the main cause of the oscillation, but can contribute to increasing the resonance amplitude and duration. These values allow the calculation of a gate resistance of 3.2  $\Omega$  required for the RLC gate circuit to be critically damped.

$$f_0 = \frac{1}{2\pi\sqrt{L_g C_g}} \quad (2)$$

$$R_{crit} = 2L_g \omega_0 \quad (3)$$







FIGURE 13. HS and LS  $V_{gs}$  signals (5V/div), with current sensor and  $R_g$  3  $\Omega$ . Horiz: 2  $\mu$ s/div.

The dead time was defined using a circuit composed of logic gates and an RC network. This configuration generates a controlled delay between the HS and LS gate signals, preventing their simultaneous conduction. The resulting delay between the pulses was approximately 650 ns, see Fig. 14, ensuring safe switching and avoiding shoot-through in the half-bridge converter.

FIGURE 14. Logic signals (1V/div). Horiz: 2  $\mu$ s/div.

### B. SWITCHING TEST WITH CURRENT PROBE, $D = 25\%$ and $R_G = 30\Omega$

In the second scenario, shown in Fig. 15, the voltage peak is still present. Even with  $R_G = 30 \Omega$ , the current measurement loop interacts with circuit parasitic inductances and transistor capacitances, resulting in oscillations, illustrated Fig. 16.

FIGURE 15. Switching waveforms with current probe and  $R_G = 30 \Omega$ . V<sub>ds</sub> LS and HS, I<sub>d</sub> HS, and instantaneous power HS. Horiz: 100 ns/div.FIGURE 16. Switching waveforms with current probe and  $R_G = 30 \Omega$ . V<sub>ds</sub> LS and HS, I<sub>d</sub> HS, and instantaneous LS turn-on transition (b). Horiz: 100 ns/div.

Although the voltage peak observed in the switching waveforms is not reduced when using a higher gate resistance ( $R_G = 30 \Omega$ ), its origin is primarily associated with the interaction between the parasitic inductances of the measurement loop and the intrinsic capacitances of the MOSFET. In this operating condition, the current measurement loop introduces additional parasitic inductance in the main commutation path, which dominates the transient behavior and leads to voltage overshoots and oscillations. Therefore, the presence of the voltage peak should not be attributed solely to the gate resistance value, but rather to the combined effect of circuit parasitics and the measurement

setup. This explains why increasing  $R_G$  alone is insufficient to suppress the voltage peak in this scenario, despite its effectiveness in reducing high-frequency oscillations under conditions with minimized parasitic inductance. The rigid copper wire used for the drain current measurement exhibits predominantly inductive behavior, with an inductance of approximately 27 nH above 300 kHz, Fig. 17, remain stable and linear up to 30 MHz. Using the  $C_{oss}$  capacitance (380 pF), the inductance to produce 26 MHz resonance is 100 nH, which is consistent with the inductances in the circuit.




FIGURE 17. Frequency response of current loop.

Besides the loop inductance, another point to verify is the impact of the current sensor on the loop. As shown in Fig. 18 the current probe significantly affects the characteristics in the low-frequency range, but not in the resonance range, in which the equivalent inductance remains in the range of tens of nH.




FIGURE 18. Current loop with current probe.

### C. SWITCHING TEST WITHOUT CURRENT PROBE, $D = 25\% / R_G = 3\Omega$

The third scenario removes the current measurement loop and reconnects the ceramic capacitors close to the MOSFET's drain terminals, maintaining  $R_G = 3 \Omega$ . Fig. 19 shows the MOSFETs' V<sub>ds</sub> signals. The oscillation is still present but more damped and has a higher frequency due to the parasitic inductance reduction. The voltage peak remains high (250 V peak). Since the current signal was unavailable, power analysis was no longer possible. The reverse recovery of the HS diode still causes the oscillation.




FIGURE 19. HS and LS MOSFETs Vds signals (50 V/div), without current loop and  $R_G = 3 \Omega$ . Horiz: 2  $\mu$ s/div.

The LS MOSFET turns off under ZVS conditions, while the oscillation arises during its turn-on phase, triggered by the reverse recovery of the HS diode. Unlike previous scenarios, the observed resonance frequency is 46 MHz, indicating a significant reduction in connection inductance, primarily due to the removal of the external current loop, the absence of the current probe, and the elimination of high-frequency bypass capacitors. Under these conditions, the total parasitic inductance is estimated to be approximately 30 nH.

#### D. SWITCHING TEST WITHOUT CURRENT PROBE, $D = 25\%$ , $R_G = 30\Omega$

By increasing the gate resistance, the oscillations were suppressed. The Vgs oscillations were also significantly reduced, as illustrated in Fig. 18, confirming that these disturbances were primarily driven by Vds variations. Furthermore, despite a tenfold increase in gate resistance, the impact on switching speed remained negligible, as shown in Fig. 20 the MOSFETs continued to switch within approximately 30 ns.




FIGURE 20. HS and LS Vds signals (50 V/div), without current loop and  $R_G = 30 \Omega$ . Horiz: 2  $\mu$ s/div.

The combined effect of increasing the gate resistance and removing the current probe, as illustrated in Figs. 21 and 22, significantly contributed to the reduction of oscillations in the switching waveforms. Increasing the gate resistance resulted in slower switching transitions, effectively limiting the excitation of parasitic inductances and capacitances that typically lead to high-frequency ringing. Simultaneously, the removal of the Hall-effect current probe minimized the additional parasitic inductance introduced by its connection loop, thereby reducing unwanted resonant interactions within the power path. Consequently, both the Vgs and Vds signals exhibited noticeably smoother transitions with diminished oscillatory behavior, improving

waveform stability, reducing EMI, and enhancing the overall signal integrity of the converter.




FIGURE 21. LS and HS MOSFETs Vgs signals (5 V/div), without current loop and  $R_G = 30 \Omega$ . Horiz: 2  $\mu$ s/div.




FIGURE 22. Detail of HS and LS MOSFETs Vds signals (50 V/div), without current loop and  $R_G = 30 \Omega$ , at LS transistor turn-on. Horiz: 100 ns/div.

During dead-time, the output current commutes to the body diode of the MOSFET, resulting in a brief interval of diode conduction before the channel is re-established by the next gate command, see figure 23.

For ( $R_G = 3 \Omega$ ), measurements showed approximately 500 ns of diode conduction,  $V_F = 4 V$ . Dissipated energy in this interval can be estimated as ( $E = V_F \times I_{OUT} \times t_{DEAD}$ ), and the corresponding average power is obtained by multiplying this energy by the switching frequency.

Although short, this conduction interval contributes directly to switching losses, since the diode exhibits higher forward voltage and reverse-recovery charge compared to the MOSFET channel.




FIGURE 23. Body-Diode Conduction During Dead-Time ( $R_G = 3\Omega$ ) Vds LS 20V/div;  $I_{OUT} = 1A/div$ ; Vds HS 2V/div. Horiz: 400 ns/div.

#### IV. LOSSES ESTIMATION

The power estimation accuracy is limited by the voltage and current sensors and oscilloscope characteristics, as indicated in the Appendix.

Given this limitation, the estimation of power dissipation was carried out indirectly, through a comparison of the input and output power of the converter.

Note that these results indicate the total losses, including the non-idealities of the circuit, as the track resistance, capacitor losses, etc., not allowing one to know the contribution of each MOSFET. The tests were performed for non-ZVS.

The active power ( $W$ ) is the average value of the instantaneous power over the measurement window.

A lower  $R_G$  allows faster switching, reducing switching time but leading to voltage and current oscillations, increasing EMI, and causing overvoltage.

On the other hand, a higher  $R_G$  slows down the transitions, which smooths the waveforms and reduces oscillations, but leads to higher dissipation. Therefore, in non-ZVS conditions, choosing the appropriate gate resistance involves balancing EMI mitigation.

Figs. 24 and 25 illustrate the input and output voltage and current waveforms under different gate resistance values.  $R_G = 3 \Omega$  there are resonances inherent to the circuit, leading to oscillations. The slower switching transition damps these resonances, preventing oscillations in either the voltage or current waveforms.




FIGURE 24. Source and load waveforms under non-ZVS and  $R_G = 3 \Omega$ . Horiz: 20  $\mu$ s/div.




FIGURE 25. Source and load waveforms under non-ZVS and  $R_G = 30 \Omega$ . Horiz: 20  $\mu$ s/div.

Table 5 presents the values obtained from the converter tests operating ZVS, considering two gate resistance settings:  $3 \Omega$  and  $30 \Omega$ .

TABLE 5 . Testing conditions and results for the total power losses analysis under non-ZVS

Load	$22\Omega$	$26\mu$ H
$R_G (\Omega)$	3	30
$f_s (kHz)$	100	100
$V_{IN} (V_{RMS})$	125.5	126.6
$I_{IN} (A_{RMS})$	2.1	2.2
$P_{IN} (W)$	151.9	162.9
$V_{LOAD} (V_{RMS})$	82.1	83.1
$I_{LOAD} (A_{RMS})$	2.6	2.7
$P_{LOAD} (W)$	149.3	158.9
$P_{IN} - P_{OUT} (W)$	2.6	4.0

Fig. 26 shows power comparison for different gate resistances. With  $R_G = 3 \Omega$ , the losses are  $2.6 W$ , while with  $R_G = 30 \Omega$ , losses rise to  $4.0 W$ , showing that increasing gate resistance increases losses.



FIGURE 26. Comparison under non-ZVS Power Losses vs  $R_G$ .

Although thermal analysis was initially considered as a complementary method for validating the power loss estimation, the use of thermography in this context proved to be inconclusive. The total power difference observed between the tests, remained below  $5 W$ . This small variation translates into a surface temperature difference of only a few tenths of a degree Celsius on the transistor capsule, well below the resolution threshold of the available thermal imaging equipment. Furthermore, accurate thermal evaluation under such low-gradient conditions would require a high-precision infrared camera and a tightly controlled ambient environment to eliminate external influences such as natural convection. Due to these practical constraints, thermographic measurements were not used as a definitive method for loss quantification in the reported results, and the loss estimation was instead based on input-output power balance, which reduced the influence of probe-induced perturbations and was more consistent with the measurement capabilities available.

#### V. CONCLUSIONS

In this article, an analysis demonstrated the critical influence of gate resistance and parasitic elements on switching performance, electromagnetic interference, and energy dissipation. Simulations and experimental results confirmed that fast switching in SiC devices leads to pronounced voltage and current oscillations, primarily exacerbated by diode reverse recovery and layout-induced parasitic inductances. Increasing gate resistance effectively mitigated these oscillations, but at the cost of higher switching losses, especially under non-ZVS conditions.

Experimental results confirmed that conventional current measurement techniques, particularly current probes inserted in the drain path, introduce considerable parasitic

inductance that alters the converter's dynamic behavior and compromises the accuracy of instantaneous power measurements. To overcome this limitation, the study recommends adopting non-intrusive diagnostic methods such as input–output power comparison complemented by thermal evaluation, as more reliable alternatives for switching loss estimation in high-frequency SiC-based systems. By integrating insights on the impact of gate resistance, the limitations of traditional measurement techniques, and the effectiveness of alternative diagnostic approaches, this work provides practical design guidelines that support robust, efficient, and accurate operation of next-generation converters based on wide-bandgap devices.

Ultimately, the findings highlight that optimal gate driver design in SiC-based converters must balance switching speed and electromagnetic stability. The insights gained from this study contribute to the development of robust, high-efficiency power electronics systems. Proper layout, non-intrusive diagnostics, and careful parameter tuning are essential to ensure efficient and reliable operation in high-frequency applications.

## APPENDIX

The instrumentation used for signal measurements in circuits employing SiC MOSFETs must ensure high precision, galvanic isolation, and sufficient bandwidth. Accurate signal acquisition is critical in these applications due to the high switching speeds, elevated voltages, and fast transient events typical of WBG semiconductors.

During the development and testing of SiC-based half-bridge converters, various oscilloscope models and probes were evaluated to identify the most suitable configuration. Simpler or lower-bandwidth oscilloscopes were tested and found to produce signal distortion, false transients, and inaccurate interpretation of switching behavior. These distortions compromise the analysis of critical parameters such as rise time, overshoot, and ringing, potentially leading to incorrect design decisions or overlooked reliability issues.

After comparative testing, the Tektronix MSO46 was selected as the main measurement platform due to its superior performance. With a bandwidth of 500 MHz and a sampling rate of 6.25 GSa/s, this oscilloscope offered the necessary temporal resolution and accuracy for capturing fast switching events in WBG devices. It was used in conjunction with a signal generator (Siglent SDG 1032X) and various voltage and current probes across all test scenarios.

For voltage measurements, the Tektronix THDP0200 differential high-voltage probe was used. It provides a bandwidth of 200 MHz and can measure up to 1500 V, offering good isolation and response for high-voltage circuits. In the test environment, it achieved a rise time of 3.93 ns and a signal delay of 8.94 ns, using the Tektronix TPP0500B as a passive reference probe. While it performed well, some limitations, such as electromagnetic coupling and noise sensitivity, were observed.

To measure current, the Tektronix TCP0030A current probe was employed. It has a bandwidth of 120 MHz and a maximum measurement capability of 30 A. Using the Hall effect, it converts the magnetic field into a voltage signal. During testing, it demonstrated a rise time of 483.6 ns and a

signal delay of 165 ns, with performance comparable to other commercial current probes, such as the Yokogawa 701933.

In conclusion, after extensive testing with multiple oscilloscope and probe models, the Tektronix MSO46 combined with the THDP0200 and TCP0030A probes was proven to be the most reliable and accurate configuration. For SiC-based power electronics, especially in fast-switching environments, using high-performance instrumentation is critical to avoid signal distortion and ensure trustworthy data for design validation.

## AUTHOR'S CONTRIBUTIONS

**J.J.F.E.FILHO:** Conceptualization, Data Curation, Formal Analysis, Funding Acquisition, Investigation, Methodology, Project Administration, Resources, Software, Supervision, Validation, Visualization, Writing – Original Draft, Writing – Review & Editing. **R.MAYER:** Conceptualization, Data Curation, Formal Analysis, Funding Acquisition, Investigation, Methodology, Project Administration, Resources, Software, Supervision, Validation, Visualization, Writing – Original Draft, Writing – Review & Editing. **J.A.POMILIO:** Conceptualization, Data Curation, Formal Analysis, Funding Acquisition, Investigation, Methodology, Project Administration, Resources, Software, Supervision, Validation, Visualization, Writing – Original Draft, Writing – Review & Editing.

## PLAGIARISM POLICY

This article was submitted to the similarity system provided by Crossref and powered by iThenticate – Similarity Check.

## DATA AVAILABILITY

The data used in this research is available in the body of the document.

## REFERENCES

- [1] B. Agrawal, M. Preindl, B. Bilgin and A. Emadi, "Estimating switching losses for SiC MOSFETs with non-flat miller plateau region," IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, USA, 2017, pp. 2664-2670, doi: [10.1109/APEC.2017.7931075](https://doi.org/10.1109/APEC.2017.7931075).
- [2] "Dynamic Characterization & Measurement Methods for SiC Power Devices | Wolfspeed," Wolfspeed.com, 2021. <https://www.wolfspeed.com/knowledge-center/article/dynamic-characterization-and-measurement-methods/> (accessed May 29, 2025).
- [3] Y. Wei, Q. Xu, J. Hu, B. Xu, H. Wei and G. Liu, "A Hard-Switching Loss Calculation Method for SiC MOSFETs Without Current Sensors," CPSS & IEEE International Symposium on Energy Storage and Conversion (ISESC), Xi'an, China, 2024, pp. 1004-1010, doi: [10.1109/ISESC63657.2024.10785400](https://doi.org/10.1109/ISESC63657.2024.10785400).
- [4] P. Górecki, K. Górecki and J. Rąbkowski, "Switching Energy Losses Characterization of Discrete SiC Power Transistors—A New Thermal Approach," in IEEE Transactions on Instrumentation and Measurement, vol. 74, pp. 1-11, 2025, Art no. 1504011, doi: [10.1109/TIM.2025.3555731](https://doi.org/10.1109/TIM.2025.3555731).
- [5] D. Rothmund, D. Bortis and J. W. Kolar, "Accurate Transient Calorimetric Measurement of Soft-Switching Losses of 10-kV SiC mosfets and Diodes," in IEEE Transactions on Power Electronics, vol. 33, no. 6, pp. 5240-5250, June 2018, doi: [10.1109/TPEL.2017.2729892](https://doi.org/10.1109/TPEL.2017.2729892).
- [6] J. A. Anderson, C. Gammeter, L. Schrittwieser and J. W. Kolar, "Accurate Calorimetric Switching Loss Measurement for 900 V 10 m \$\\Omega\$ SiC mosfets," in IEEE Transactions on Power Electronics, vol. 32, no. 12, pp. 8963-8968, Dec. 2017, doi: [10.1109/TPEL.2017.2701558](https://doi.org/10.1109/TPEL.2017.2701558).
- [7] A. Anurag, S. Acharya, Y. Prabowo, G. Gohil, H. Kassa and S. Bhattacharya, "An accurate calorimetric method for measurement of switching losses in silicon carbide (SiC) MOSFETs," IEEE Applied Power Electronics Conference and Exposition (APEC), San Antonio, TX, USA, 2018, pp. 1695-1700, doi: [10.1109/APEC.2018.8341245](https://doi.org/10.1109/APEC.2018.8341245).
- [8] A. Anurag, S. Acharya and S. Bhattacharya, "An Accurate Calorimetric Loss Measurement Method for SiC MOSFETs," in IEEE Journal of

Emerging and Selected Topics in Power Electronics, vol. 8, no. 2, pp. 1644-1656, June 2020, doi: [10.1109/JESTPE.2019.2920935](https://doi.org/10.1109/JESTPE.2019.2920935).

[9] Q. Yang, A. Nabih, R. Zhang, Q. Li and Y. Zhang, "A Converter Based Switching Loss Measurement Method for WBG Device," IEEE Applied Power Electronics Conference and Exposition (APEC), Orlando, FL, USA, 2023, pp. 8-13, doi: [10.1109/APEC43580.2023.10131509](https://doi.org/10.1109/APEC43580.2023.10131509).

[10] M. Mandal, B. K. M, M. G, S. K. Roy and K. Basu, "Energy-based Method to Estimate the Partial Hard Turn-on Loss of Complementary SiC MOSFET from Experiment," IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 2024, pp. 1114-1119, doi: [10.1109/APEC48139.2024.10509333](https://doi.org/10.1109/APEC48139.2024.10509333).

[11] D. Nayak, Y. Ravi Kumar and S. Pramanick, "A Comparative Study of Loss Measurement Techniques for SiC MOSFET Based PE Converters," 48th Annual Conference of the IEEE Industrial Electronics Society, Brussels, Belgium, 2022, pp. 1-6, doi: [10.1109/IECON49645.2022.9968884](https://doi.org/10.1109/IECON49645.2022.9968884).

[12] U. Das, M. Mandal, S. Ghotgalkar and K. Basu, "Experimental Method for Accurate Measurement of High Frequency Bridge Loss," IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Mangalore, India, 2024, pp. 1-6, doi: [10.1109/PEDES61459.2024.10961456](https://doi.org/10.1109/PEDES61459.2024.10961456).

[13] F. M. Ribeiro, R. Heinrich, and Y. R. Novaes, "Minimização dos efeitos de elementos parasitas em circuitos de Double Pulse Test para GaN HEMT", Eletrônica de Potência, vol. 30, p. e202541, Jul. 2025, doi: [10.18618/REP.e202541](https://doi.org/10.18618/REP.e202541).

## BIOGRAPHIES

**João José Ferreira Evangelista Filho** Born on October 16, 1997, in Fortaleza, Brazil, he is a PhD candidate in Power Electronics at UNICAMP, under the supervision of Prof. Dr. Pomilio. He holds a Master's degree in Electrical Engineering from UNICAMP (also supervised by Prof. Dr. Pomilio), where he developed a Gate Driver for SiC-Based Half-Bridge

Converter. He received his Bachelor's degree in Electronic Engineering from UNIFOR (2017), where his undergraduate thesis focused on a Solid-State Transformer, and during his scientific initiation he developed Didactic Modules for Teaching Power Electronics and Digital Control. His current research interests include wide-bandgap semiconductors (SiC and GaN), gate driver design, solid-state circuit breakers for DC networks, thermal management, applications in electric aircraft, and embedded systems.

**Robson Mayer** received the B.S. degree in electrical engineering from the Católica de Santa Catarina, Jaraguá do Sul, Brazil, in 2010, the M.Sc. degree in electrical engineering from the Universidade Regional de Blumenau (FURB), Blumenau, Brazil, in 2014, and the Ph.D. degree in electrical engineering from the Universidade do Estado de Santa Catarina (UDESC), Joinville, Brazil, in 2019. He has been actively engaged in research in the field of power electronics at the Universidade Estadual de Campinas (UNICAMP), Campinas, Brazil. His efforts focus on power electronics, with specialization in dc–dc converters, inverters, power factor correction (PFC) converters, and rectifiers. His research interests include the design and control of power electronic converters, the application of power electronics in renewable energy systems and electric vehicles, energy efficiency, resonant dc–dc converters, and high-power density solutions.

**José Antenor Pomilio** was born in Jundiaí, Brazil, in 1960. He received his B.S., M.S., and Ph.D. in electrical engineering from the University of Campinas, Campinas, Brazil, in 1983, 1986, and 1991, respectively. From 1988 to 1991, he was the Head of the Power Electronics Group, Brazilian Synchrotron Light Laboratory. He was a visiting professor at the University of Padova in 1993 and 2015 and at the Third University of Rome in 2003 in Italy. He is a Professor at the School of Electrical and Computer Engineering, University of Campinas, where he has been teaching since 1984. His main interests are power electronics and power quality. Dr. Pomilio was the President of the Brazilian Power Electronics Society in 2000–2002 and a member of the Administrative Committee of the IEEE Power Electronics Society in 1997–2002.