BOOST DC-DC CONVERTER WITH SWITCHED-CAPACITOR AND FOUR-STATE SWITCHING CELL

Julio Cesar Dias, Telles Brunelli Lazzarin

Federal University of Santa Catarina, Florianópolis – Santa Catarina, Brasil e-mail: jcesardias@gmail.com, telles@inep.ufsc.br

this family of converters. The proposed concept can be devices in the path. However, inductive elequencralized for m number of SC cells and n number of used in series with the capacitors to limit the *Abstract –* The integration of switched-capacitor voltage multiplier cells in basic converter topologies has been studied to provide voltage gain and voltage stress reduction. However, SC cells do not provide current sharing and additionally they induce high current spikes in the devices, which are limitations of these structures to operate in high power levels. The main contribution of this paper is to overcome this drawback proposing the use of a multistate switching-cell for current sharing in SCbased boost converters, which reduces the current stress in the power devices and increases the power levels of switching cells to increase the voltage gain and current levels. Furthermore, it can be applied to other basic structures. The theoretical analysis of the proposed structure was evaluated experimentally in a 3 kW boosttype dc-dc converter, achieving 200 V to 1200 V voltage gain, and reaching 98.4% of maximum efficiency.

Keywords – High Voltage Gain, Hybrid Dc-Dc Converter, Multistate Switching Cell, Switched-Capacitor, Voltage Multiplier.

I. INTRODUCTION

structures to select the desired characteristics for a design A large variety of topologies and concepts have been explored in the scientific literature to develop new structures with high conversion rates and low voltage and current stress. Thus, it is possible to benefit from features of different [1], [2].

Several applications require high conversion rates and high voltage levels to work. Some renewable energy systems, such as photovoltaic modules, fuel cell and small wind generators typically provide low voltage levels, which must be converted to higher levels for practical applications. There are also types of loads that require high voltage supplies to operate properly, such as pulsed lasers, railway traction systems and electric vehicles [1], [3], [4].

Structures developed for high voltage gain have been conceived by integrating topologies that provide a high conversion ratio and are able to reduce the voltage stress on switches. Several techniques can be used, such as transformers, switched-capacitor (SC) voltage multiplier cells [5]–[7], switched-inductor cells [8]–[10], cascaded converters [11]–[13] and the association these different techniques to develop new topologies [14], [15].

SC-based converters have been proposed in the literature for high gain applications due to their simplicity and stable circuits, which do not require inductive elements. Some SC topologies can increase the conversion ratio without compromising the voltage stress on the switches. These converters, however, have some limitations. The lack of inductive elements can affect the capability of regulating the voltage in SC converters, making it more complex. Furthermore, the charge and discharge of the capacitors can induce current spikes if not designed correctly, since the current in SC converters is usually only limited by parasitic devices in the path. However, inductive elements can be also used in series with the capacitors to limit these current spikes. The voltage regulation limitations of SC converters can be worked around by integrating the SC cells with basic converter topologies, thus achieving high voltage gain and reducing the voltage stress on devices. The current stress and discontinuous current are also issues in some SC topologies, therefore the use of current sharing techniques can help improving the performance of these converters [16]–[20].

An alternative to reduce the current stress is interleaved converters, which associate converters in parallel to reduce the current stress in the devices and phase-shift the switching signals to reduce harmonic content. In boost topologies, the interleaved converters reduce the input current high-frequency harmonic content, allowing the use of smaller harmonic filters. The interleaving technique can be applied with single inductors or with an Intercell-Transformer (ICT) [21]–[25].

This paper proposes the concept of a new boost topology that integrates SC cells and a multistate switching cell, which uses an ICT for current sharing in the devices. The SC cell provide a higher voltage gain with lower voltage stress on the devices and the ICT provides current sharing and input current harmonic reduction. The main contributions of this study are the use of an ICT for the current sharing, proposing a generalized topology that can be configured in different ways and providing a comparison of different topologies with generalized equations for n interleaved cells. In the latest years some topologies have been proposed in the literature integrating interleaving techniques with SC circuits. However, most SC converters are designed for low power levels and their structures often cannot be generalized into more stages [26], [27]. Other structures also use more switches that may require isolated gate drivers [28]–[30].

This paper is presented in four sections. Section II shows the converter operation, steady state analysis and main design equations. Section III shows the experimental validation of the converter, and Section IV shows the conclusions of the study.

Manuscript received 06/30/2022; first revision 08/01/2022; accepted for publication 09/23/2022, by recommendation of Editor Demercil de Souza Oliveira Júnior. http://dx.doi.org/10.18618/REP.2022.3.0023

II. PROPOSED TOPOLOGY

The integration of SC cells in the basic boost converter was proposed by [21], which used an interleaved boost converter with voltage multipliers. The converter proposed in [22] provides high voltage gain and current sharing. On the other hand, the voltage stress on the diodes is twice the input voltage multiplied by the conventional boost conversion ratio.

The concept proposed in this paper is based on the converter proposed in [23], which integrates a ladder SC cell with the classic boost converter to increase voltage gain and reduce the voltage stress on the switches. The main drawback of the topology proposed in [31] and SC-based topologies is the high current spikes provided by the capacitor charge, which limits the power range of this family of converters. The main contribution of this study is the insertion of an ICT to reduce the voltage stress in converters based on the integration of the boost converter with SC cells. The generalization of the proposed structure is shown in Figure 1.

Fig. 1. Generalization of the proposed topology.

The proposed structure can be configured in different ways according to the project requirements. More SC cells can be added to increase the voltage gain, the cells can be added to a single leg or to all legs, and more legs can be inserted to reduce the current and to reduce the number of cores and size of the input filter. The diodes can be replaced by active switches whether a bidirectional structure is needed or to improve the efficiency in applications with a lower input voltage. In this study, a structure with three legs and one upper and one lower SC cell in each leg is studied, shown in Figure 2.

Although the focus of this paper is to present the topology in steady-state operation, it is possible to control the converter by using classic control techniques. The main control limitation of the converter is that major differences in the gate drivers due to non-idealities may affect the current balance in the ICT. There are works in the literature that approach this issue and present solutions, such as using the Lunze transform to model the multistate switching cell [32], or by using an auxiliary winding in the ICT to measure the current imbalance [33]. The output capacitors do not require any control technique, since the SC-cell natural characteristic already provides balanced capacitor voltages.

Fig. 2. Proposed structure with three legs.

The symmetrical configuration of the SC cell shown in Figure 2 is not a requirement. Three variations of the proposed converter are shown in Figure 3 to exemplify the different ways of implementing the converter. Since the current in the SC cell contribution for the switch losses is less than the input current contribution, it is possible to use the SC cell in only one leg, as shown in Figure 3.a. The ladder SC cell can also be implemented with a single output capacitor and the middle output capacitor C_{o0} acting as a cell capacitor, as shown in Figure 3.b. This configuration can be more efficient and economical for some applications, but does not have balanced series capacitors in its output. It is also not necessary to employ a symmetrical configuration for the cells, the converter can be implemented with only upper SC cells, as shown in Figure 3.c. This configuration has as a major advantage the same ground reference for the switches and the output, but it requires one intermediate conversion stage between the boost converter and the uppermost cell, which reduces the converter efficiency. In converters with a lower voltage rating, all the diodes can be replaced by active switches to improve the efficiency. However, this would require the use of isolated gate drivers.

The converter analysis is performed considering that all legs have the same duty cycle, thus the duty cycle of all legs is referred to as d, instead of d_a to d_n . This topology operates in three different regions, region A, where $0 >$ $d > 1/3$, and the switch gate signals never overlap; region B, where $1/3 > d > 2/3$ and two signals overlap at some stages; and region C, where $d > 2/3$ and there are at least two gate signals overlapping in each operational stage. For more conciseness, only region A will be explained with more details to understand the operation principle, since all of the operation regions share the same static gain and have similar characteristics.

A. Region A ($0 < d < 1/3$)

The modulation of the proposed converter is performed by phase-shifting the carrier signals in 120° . In the region A, since the duty cycle is below 1/3, there are no overlapping signals, as can be seen in the modulation scheme, shown in Figure 4.

The proposed converter has six operational stages in the region A, which are described in Figure 5. In the first stage [See Figure 5.a], the switch S_a is turned ON and the diodes $D_{\alpha\alpha2}$ and $D_{\alpha12}$ are forward biased. The upper cell capacitor C_{scu} receives energy from the intermediary output capacitor C_{00} while C_{sal} delivers energy to the output capacitor C_{ol} . In the other legs, the switches are turned OFF and the diodes D_{b1} , D_{bl1} , D_{bu3} , D_{cu1} , D_{bl1} and D_{cu3} (the odd numbered diodes in the legs where the switch is turned OFF) are forward

Fig. 3. Converter configurations: (a) SC cells in a single leg, (b) Single output capacitor and (c) only upper SC cells.

Fig. 4. Modulation scheme in region A.

biased. The input current is divided between the windings of the ICT. The current at w_a flows through S_a and the currents in the other windings flow through the diodes D_{bul} and D_{cul} . In the legs *b* and *c*, the upper cell capacitors C_{sbu} and C_{scu} transfer energy to the upper output capacitor *Cou* and the lower capacitors receive energy from the middle output capacitor *Co*0. For a clearer visualization, Figure 6 shows how the cell capacitors in each leg are connected to the output when its respective switch is turned ON or OFF.

In the second stage [See Figure 5.b], all switches are turned OFF and all the odd numbered diodes $(D_{i*u*1}, D_{i*u*3}$ and $D_{i(1)}$ are forward biased. All windings of the coupled inductor are connected to the output capacitor C_{00} through the diodes *Diu*1, therefore there is a direct connection between the input inductor and output intermediary capacitor, since the legs in the ICT are short-circuited through the forwardly biased diodes $D_{\alpha u1}$, $D_{\alpha u1}$ and $D_{\alpha u1}$. The output capacitor $C_{\alpha 0}$ and the coupled inductor transfer energy to the lower cell capacitors C_{sal} , C_{spl} and C_{scl} , which are connected in parallel with the output capacitor C_{00} and store energy in this stage. All the upper cell capacitors C_{sau} , C_{sbu} and C_{scu} transfer energy to

Fig. 5. Operational stages in region A: (a) stage 1, (b) stage 2, 4 and 6, (c) stage 3 and (d), stage 5.

the upper output capacitor C_{ou} through the diodes D_{au3} , D_{bu3} , D_{cu3} , D_{au1} , D_{bu1} and D_{cu1} . Since the current of the windings in the ICT is higher then discharge currents of the upper cell capacitors, the diodes D_{au1} , D_{bu1} and D_{cu1} are forward biased and allow the parallel connection between the upper cell capacitors and the upper output capacitor.

Fig. 6. Equivalent circuits to the capacitor connections in the proposed converter: (a) Switch turned ON and (b) Switched turned **OFF**

The operational stages 3 and 5 [See Figures 5.c and 5.d]

have similar operation principles to that of stage 1, but with the switches S_b and S_c turned ON in each respective stage. The operational stages 4 and 6 [See Figure 5.b] have the same operation principle as that of stage 2, since no switch is turned ON in these stages.

The main waveforms of the converter in the region *A* are shown in Figure 7. The main advantages highlighted in these waveforms are the current sharing in the coupled inductor windings, the current ripple frequency in the input inductor, the voltage levels on the inductor and the output voltage divided in the capacitors.

Fig. 7. Main waveforms in the Region A.

Aiming to simplify the analysis of the converter, the SC cell can be represented as an ideal transformer that represents the voltage gain of the cell. This simplification can be considered due to the SC cell natural capacity of self-balancing the capacitor voltages. Thus, an equivalent circuit can be used to obtain the converter gain and analyze the inductor ripple. The equivalent circuit is shown in Figure 8, where mu is the number of upper SC cells in at least one leg and ml is the number of lower SC cells. Using SC cells in more legs do not affect the total multiplication factor, it only affects the current distribution in the legs.

Fig. 8. Equivalent circuit of the proposed topology.

It should be noted that the odd and even operational stages have similar operation principles from the input perspective. Therefore, the steady-state analysis can be performed for one third of the switching period. The stages 1, 3 and 5 and the

stages 2, 4 and 6 can be represented by equivalent circuits, as shown in Figures 9.a and 9.b, respectively. In the equivalent circuits it should be noted that, even though all windings have the same number of turns, the voltage is not the same in all windings. This happens because of the way the ICT is implemented. In the ICT for four state switching cells each winding is built in a different leg, thus the magnetic flux in one leg is divided between the other legs in the core. Therefore, the coupling factor of the ICT is given by

$$
k = \frac{M_{ij}}{\sqrt{L_i L_j}} = -\frac{1}{n-1}
$$
 (1)

where M_{ij} is the mutual inductance of the windings *i* and *j*, L_{ii} is the self inductance of a winding and *n* is the total number of windings.

Fig. 9. Equivalent circuit of the operational stages in the region A: (a) stages 1, 3 and 5, and (b) stages 2, 4 and 6.

The static gain of the topology is obtained by verifying the Volts-second relation on the input inductor. Given that

$$
V_{Co0} = \frac{V_o}{m_u + m_l + 1}
$$
 (2)

the voltage gain of the proposed topology is described by.

$$
\frac{V_o}{V_i} = \frac{m_u + m_l + 1}{1 - D} \tag{3}
$$

where m_u and m_l are the number of upper and lower cascaded SC cells in the leg with most SC cells. Figure 10 shows the voltage gain generalized for $m_u + m_l$ SC cells.

Fig. 10. Voltage gain of the proposed topology.

By deriving the voltage gain with the Volts-second relation for converters with a different number of phases, it should not affect its ideal voltage gain. This happens because the coupling factor of the transformer depends the number of

phases and should change the voltage relation on the winds of the ICT in a way that compensates this difference, as long as (1) is obeyed. By analyzing the voltage on the input inductor in one stage, it is possible to derive the inductor current ripple, described by

$$
\Delta i_{L}^{regA} = \frac{V_{o}(1-3D)D}{3Lf_{s}(m_{u}+m_{l}+1)}.
$$
\n(4)

To analyze the voltage ripple in all the regions in function of the duty cycle, the current ripple is normalized, as given by

$$
\overline{\Delta i_{L}}^{regA} = (1 - 3D)D. \tag{5}
$$

B. Regions B and C (d > 1/3)

In regions *B* and *C* there is overlap between the pulses. In region *B*, in one operational stage there is either one or two switches turned ON in each stage, whereas in region *C* there are always two or all of the switches turned ON. This results in different waveshapes, illustrated in Figure 11. However, by performing the voltage-seconds analysis in the inductor and deriving the static gain it can be verified that the static gain in these regions is the same as in region *A*.

The current ripple in these regions can also be derived through the inductor voltage in each stage, resulting in

$$
\begin{cases}\n\Delta i_L^{regB} = \frac{V_o(1-3D)D}{3Lf_s(m_u + m_l + 1)} \\
\Delta i_L^{regC} = \frac{V_o(-9D^2 + 9D - 2)}{9f_s(m_u + m_l + 1)L}\n\end{cases} \tag{6}
$$

The normalized inductor current ripple in regions *b* and *c* are given by

$$
\begin{cases}\n\overline{\Delta i_L}^{regB} = (1 - 3D)D \\
\overline{\Delta i_L}^{regC} = \frac{-9D^2 + 9D - 2}{3}\n\end{cases} \tag{7}
$$

The normalized current ripple in all regions can be plotted as a function of the duty cycle, as shown in Figure 12. It should be noted that the maximum current ripple occurs where $D = 1/6$, $1/2$ and $5/6$. In the transition between the regions the current ripple is zero. By calculating the inductance replacing *d* by the condition where the ripple is at its maximum value, the same inductance value is obtained, given by

$$
L = \frac{V_o}{36(m_u + m_l + 1)\Delta i_L f_s}.\tag{8}
$$

C. Capacitors

The capacitors are chosen by calculating the equivalent resistance of the SC module composed of the cells in each leg, considering that 1/3 of the total output power is processed in each leg. Since the theoretical analysis is too extensive, it will not be included in this paper, just explained briefly.

There are several methods proposed in the literature to obtain the equivalent resistance of an SC circuit [34]–[36]. Ladder SC cells can also be designed for zero-current switching operation by inserting an inductor in series with the cell capacitors. This resonant operation cell provides better voltage regulation, soft-switching, but may increase the volume and cost in SC-based converters by the insertion of this inductor [37]. The method used is based on method

proposed by [35], which calculates the equivalent resistance based on two asymptotes based in idealizations of slow and fast switching characteristics of the circuit. By calculating the equivalent resistance as a function of the capacitance it is possible to choose a capacitor to suit the application.

The capacitors in this study were chosen by plotting the resistance vs capacitance curve and choosing a capacitance value in the highlighted region, which balances capacitor size and equivalent resistance. By choosing an operation point in this area the SC cell should operate within the partial-charge mode. The equivalent resistance curve is shown in Figure 13.

Although the insertion of the ICT does not provide a current division in the capacitor itself, the total power is reduced between the cells, which makes it possible to design SC cells rated for lower power levels in each converter leg. Besides that, with a lower power rating for each leg, faster switches can be used, which reduces the capacitor size.

D. Intercell Transformer

 $\sqrt{ }$ $\overline{1}$

The ICT can be designed in several configurations according to the number of legs that is desired to share the input current. There are different configurations that allow the implementation of the ICT with more or less cores. In some configurations more ICTs can be cascaded for an easier implementation with commercial cores [38]. On the other hand, using a single ICT for all phases can reduce the number of magnetic cores used in a practical implementation [32].

The ICT is built with a symmetrical core (all legs have the same reluctance), and each leg of the core has a winding with the same number of turns, so that the average flux in the core is zero. Thus, the coupling factor of the ICT is given by (1).

Each winding is connected to a leg. Each leg is switched with a carrier wave phase-shifted in 360 \degree /n each. In this study, a three-phase ICT was implemented with a single gapped core used to equalize the reluctances of the legs, as proposed by [27]. The current ripple in the ICT legs can be calculated by analyzing the voltages on the windings, given by

$$
V_{wi} = L_{ii} \frac{di_{wi}(t)}{dt} + \sum_{j=1 \land j \neq i}^{n} M_{ij} \frac{di_{wj}(t)}{dt}.
$$
 (9)

In some converters that use transformers it is common to use a model with a magnetizing inductance and leakage inductances, but since the coupling factor of the ICT is not 1, the mutual inductance matrix is a more practical model to calculate the current ripple in the windings.

The current ripple can be analyzed for one operational stage and the equation can be rewritten for a three-phase transformer in a matrix form, given by

$$
\begin{array}{cc}\nL_{aa} & M_{ab} & M_{ac} \\
M_{ba} & L_{bb} & M_{bc} \\
M_{ca} & M_{cb} & L_{cc}\n\end{array}\n\bigg]\cdot\n\bigg[\n\begin{array}{c}\n\Delta i_{wa} \\
\Delta i_{wb} \\
\Delta i_{wc}\n\end{array}\n\bigg]=\n\bigg[\n\begin{array}{c}\nV_{wa}\Delta t \\
V_{wb}\Delta t \\
V_{wc}\Delta t\n\end{array}\n\bigg]\n\tag{10}
$$

where Δi_{wi} is the current ripple in the winding w_i and Δt is the period of the operational stage that is being analyzed. Considering that the ICT is symmetrical, (10) can be rewritten

Fig. 11. Main waveforms in regions *B* and *C*.

Fig. 12. Normalized input current ripple.

Fig. 13. Equivalent resistance vs capacitance.

as

$$
\begin{bmatrix} L_{ii} & -\frac{L_{ii}}{2} & -\frac{L_{ii}}{2} \\ -\frac{L_{ii}}{2} & L_{ii} & -\frac{L_{ii}}{2} \\ -\frac{L_{ii}}{2} & -\frac{L_{ii}}{2} & L_{ii} \end{bmatrix} \cdot \begin{bmatrix} \Delta i_{wa} \\ \Delta i_{wb} \\ \Delta i_{wc} \end{bmatrix} = \begin{bmatrix} V_{wa} \Delta t \\ V_{wb} \Delta t \\ V_{wc} \Delta t \end{bmatrix} . \quad (11)
$$

The resulting system cannot be solved in the way it is currently written because the equations are linearly dependent. It is known that the sum of the instant currents in the ICT is equal to the input inductor current, thus a complementary equation can be substituted in the system to make it solvable, resulting in

$$
\begin{bmatrix} L_{ii} & -\frac{L_{ii}}{2} & -\frac{L_{ii}}{2} \\ -\frac{L_{ii}}{2} & L_{ii} & -\frac{L_{ii}}{2} \\ 1 & 1 & 1 \end{bmatrix} \cdot \begin{bmatrix} \Delta i_{wa} \\ \Delta i_{wb} \\ \Delta i_{wc} \end{bmatrix} = \begin{bmatrix} V_{wa} \Delta t \\ V_{wb} \Delta t \\ \Delta i_L \end{bmatrix} . \quad (12)
$$

The system is then solved and the ICT winding ripple values are isolated

$$
\begin{cases}\n\Delta i_{w1} = \frac{\Delta i_L}{3} - \frac{2V_{w2}\Delta t}{3L_{ii}} - \frac{2V_{w3}\Delta t}{3L_{ii}} \\
\Delta i_{w2} = \frac{\Delta i_L}{3} - \frac{2V_{w1}\Delta t}{3L_{ii}} - \frac{2V_{w3}\Delta t}{3L_{ii}} \\
\Delta i_{w3} = \frac{\Delta i_L}{3} - \frac{2V_{w1}\Delta t}{3L_{ii}} - \frac{2V_{w2}\Delta t}{3L_{ii}}\n\end{cases}.
$$
\n(13)

Since the ripple in all windings is the same, the total ripple in the switching period can be calculated for each region by summing the ripple values for either all the stages that the switch of a phase is ON or all the stages that the respective switch is OFF. Therefore, the current ripple in each region for

Eletrôn. Potên., Florianópolis, v. 27, n. 3, p. 267-278, jul./set. 2022 272

a winding of the ICT is given by

$$
\begin{cases}\n\Delta i_{wi}^{RegionA} = \frac{\Delta i_L}{3} + \frac{4dV_o}{9(m_u + m_l + 1)L_{ii}f_s} \\
\Delta i_{wi}^{RegionB} = \frac{\Delta i_L}{3} + \frac{4V_o}{27(m_u + m_l + 1)L_{ii}f_s} \\
\Delta i_{wi}^{RegionC} = \frac{\Delta i_L}{3} + \frac{4(1-d)V_o}{9(m_u + m_l + 1)L_{ii}f_s}\n\end{cases} (14)
$$

E. Voltage and Current Stress

The voltage on the semiconductor devices is the same as in the capacitors, since the switches and diodes are associated in parallel with one or more capacitor when it is turned OFF. Thus, the voltage stress on the devices is given by

$$
V_{s,d} = V_{Co,s} = \frac{V_o}{m_u + m_l + 1}.
$$
 (15)

The current stress on the devices is calculated by simplifying the SC cell, considering that it operates with a very high switching frequency. This simplification is made because the SC cell presents a very non-linear behavior, which makes an analytical solution for the current stress impractical if the non-idealities of the SC cell are considered. Another simplification for the analysis is to assume that the currents in the ICT are balanced, therefore

$$
I_{wa} = I_{wb} = I_{wc} = \frac{I_L}{n}.
$$
 (16)

If there is any current imbalance, the equations for calculating the current in the devices of the respective leg must consider Iwa instead of the simplification I_L/n .

The average current on the diodes is a fraction of the total output current, given by

$$
I_D = \frac{I_o}{n} \tag{17}
$$

where n is the number of legs and I_0 is the average output current.

Knowing the average current during an operational stage, it is possible to calculate the instant current values in each stage, described by

$$
\begin{cases}\n i_{Deven}^{st1} = \frac{I_o}{nD} \\
 i_{Dodd}^{st2} = \frac{I_o}{n(1-D)}\n\end{cases} (18)
$$

The switch current is given by

$$
\begin{aligned} i_{Si}^{st1} &= \frac{i_L}{n} + \sum_{j=2,4,\dots}^{2m_u} i_{Diuj} + \sum_{j=2,4,\dots}^{2m_l} i_{Dilj} \\ &= \frac{i_L}{n} + (m_u + m_l) \frac{I_o}{nD} \end{aligned} \tag{19}
$$

The RMS values of the switch and diode currents obtained from (14) and (15) , given by

$$
\begin{cases}\nI_{Si}^{RMS} = \frac{\sqrt{D}}{n} \left(i_L + (m_u + m_l) \frac{I_o}{D} \right) \\
I_{Dieven}^{RMS} = \frac{I_o \sqrt{D}}{nD} \\
I_{Diodd}^{RMS} = \frac{I_l \sqrt{1 - D}}{n(m_u + m_l + 1)}\n\end{cases} \tag{20}
$$

where m_u and m_l are, respectively, the number of SC cells employed in the leg *i*.

III. EXPERIMENTAL RESULTS

A prototype was built to evaluate the proposed concept using the specifications shown in Table I A photograph of the prototype used for the experiments is shown in Figure 14, its power density is close to 1.2 kW/L.

Fig. 14. Photograph of the prototype.

The converter was able to work at the rated power level and provide a voltage gain near 6 (200.8 V to 1.187 kV) working with a duty cycle value at 0.5. The input and output voltages of the converter operating at rated power are depicted in Figure 15. It should be noted that the input current presents low ripple at the frequency of 300 kHz. The main advantages of the proposed concept are the capability of dividing the voltage in the components through the SC cells and sharing the input current through the coupled inductor. The coupled inductor also reduces the current ripple in the input inductor by multiplying the frequency and reducing the voltage levels in the inductor for each topological state. The current sharing between the windings of the coupled inductor are shown in Figure 16.

It is noticed that the inductor current ripple is significantly lower than the coupled inductors. In this figure, it is also possible to see the main limitation of the proposed converter that is the current imbalance in the coupled inductor, in which the windings w_a , w_b , and w_b RMS currents are, respectively, 5.56 A, 4.68 A and 5.48 A. This imbalance did not cause any major issue in the converter in this study, but a

Fig. 15. Rated power operation (The voltage and current values indicated are the average values).

Fig. 16. Current in the windings and input inductor.

larger imbalance could result in an unequal power distribution between the devices, which could result in overheating.

The results in this paper were taken with a constant duty cycle to verify the steady state open loop performance. The imbalance of the currents in interleaved converters are usually due to slight differences in the duty cycle of the converter legs, which can be caused by some nonidealities of the gate drivers. In this work the converter was tested without an active control; however, there are studies in the literature that propose active techniques to solve the imbalance issue in interleaved converters, such as using the Lunze transformation to derive the currents as differential and common-mode currents [32], and then controlling the differential mode currents to a zero reference. Another approach proposed by [39] is reading the differences in the voltage ripple to avoid using additional current sensors.

The current ripple in the inductor is about 1.5 A. The inductor was designed to operate with a 10% ripple at the rated voltage gain, which is the operation point where it presents the highest ripple in the region B, as shown in the theoretical analysis. The current ripple in the ICT windings is under 5.7 A and the calculated value was 5.44 A, which is a reasonable result considering the high frequency resonances that occur at the moment of the switching and affect the measurements.

The main limitation of interleaved is that a slight difference between the duty cycle of the switches (caused by the control or driver circuits) can affect the current balance and, in cases where there is too much difference between the current in the windings, active control techniques must be used to achieve proper current balance. Other drawback in the implementation of a topology with the input current divided by three is the implementation of the coupled inductor, since the commercially available cores are asymmetric. The way the ICT is built can affect the relation between the self and the mutual inductances, thus affecting the input current dynamics. In this study that drawback was compensated by using a gapped core to equalize the reluctance in the legs, as performed in [40].

The integration of the SC cell in the converter provides voltage sharing between the capacitors and a higher static gain. The voltage in the capacitors in an SC cell are self-balanced due to the operation principal of the SC cell. In the SC cells the capacitors are connected in parallel in some stages. Thus, if they are adequately designed, the voltage on the capacitors are the same. This voltage sharing results in a reduced voltage value across the switches and diodes, as depicted in Figure 17. The average experimental output voltage is 1.199 kV and the voltage amplitude in S_c and D_{c*u*} are, respectively, 397 V and 404.5 V. The difference might be due to the voltage probes that present slightly different offsets and gains.

Fig. 17. Voltage on the switch S_c , diode D_{cu1} .

Although the SC cells reduce the voltage stress on devices and provide a higher voltage gain, they can insert current spikes in the circuit. Since the capacitors are connected in parallel in each stage, the charge and discharge current in the capacitors are only limited by the parasitic resistances and inductances of the circuit. The current in the cell capacitors are shown in Figure 18, where it can be seen that the SC cell operates in partial charge mode, near total charge mode. A Rogowski probe was used to measure the current in the cell capacitors, and since Rogowski probes are affected by low frequency interference, the current values are not very precise. However, the measurements can be used to understand the current shapes in high frequency. These shapes can be smoothed by increasing the capacitance values or using LC circuits instead of using just capacitors.

To evaluate the applicability of the proposed topology, Table II compares it to other high gain topologies with current sharing capability and voltage multiplier techniques, where TBV is the total blocking voltage of the topology, given by

Fig. 18. Current in the cell capacitors C_{scu} , C_{scl} , coupled inductor winding *wc* and input inductor *L*.

$$
TBV = \frac{1}{V_o} \sum (V_{Si} + V_{Di}).
$$
\n(21)

Some equations are different from the original papers, since most papers do not provide a generalized equation. Other equations were derived for this table, since some studies are incomplete and do not present some of these equations. Thus, all the equations in Table II are adapted to n interleaved cells and m switched capacitor cells. Other equations were not derived in the original papers and were derived in this study for this comparison. In topologies with transformers, the turn ratio is referred to as *a*. In Table II IL means interleaved, and possible means that the specification depends on the way the converter is configured. The proposed topology is considered possibly transformerless in Table II because the ICT could be replaced by single inductors without affecting the static gain or component stress. Balanced series outputs means that, if the converter supplies different sources in series, the voltage will be self balanced.

All topologies shown in Table II can operate with a higher voltage gain than the conventional boost and they use voltage and current sharing techniques. The converters presented in [21] and [41] have the same voltage gain and a lower device count than the proposed topology. However, the voltage stress on the diodes is twice the voltage stress on the converter herein proposed. The converter proposed in [42] also uses less devices and has a higher voltage gain. However, it cannot be generalized to more stages and has a higher voltage stress. The converter proposed in [43] has a higher voltage gain and a lower device count for n>2, but the capacitors do not have the same voltage value and the number of SC cells depend on the number of interleaved cells, increasing the number of inductors in a configuration with a higher voltage gain. The converters proposed by [44]–[47] are non-isolated structures that provide a high voltage gain. However, these converters use a coupled inductor or a transformer, which results in a higher voltage gain. The converters presented in [46] and [47] are designed for a higher power than the previous ones, that were chosen for this comparison for being similar to the proposed concept or having some kind of current sharing and

voltage reducing technique. Although the structures shown in [46] and [47] have a higher voltage gain than the proposed concept, they are not generalized for more stages, resulting in a limitation for the voltage and current sharing capabilities, and they do not present balanced series output capacitors.

The converter efficiency curve was measured by evaluating the converter for different output loads using a Yokogawa WT 230 power meter. The maximum efficiency achieved was 98.4% at 30% of the rated power. Additionally, the efficiency obtained at rated power was 97.8%. Both measures can be seen in the efficiency curve, shown in Figure 19.

Fig. 19. Efficiency curve.

The losses breakdown of the converter is shown in Figure 20. It should be noted that, although the converter has many diodes, the current is so low that they do not contribute significantly to the power losses. Most losses are due to the magnetic devices.

Fig. 20. Loss breakdown.

IV. CONCLUSIONS

This paper proposed a dc-dc topology concept based on the integration of SC cells and magnetic coupling. The SC cells increased the boost gain and reduced the voltage stress on the devices by a fraction of the output voltage. By reducing the voltage stress on the devices, the converter can be designed with components with a lower voltage rating, which are less expensive, have faster switching times and lower series resistance, thus improving the converter efficiency.

The use of coupled inductors reduced the current stress in the switches, which helped increasing the efficiency of the prototype, achieving an efficiency over 98% in a 3 kW prototype. Furthermore, the coupled inductor also allowed the use of an input filter designed for three times the switching

IL Boost	[21], [41]	$[42]$	$[43]$	$[44]$	$[45]$	[46]	$[47]$	Proposed
-1 $1-D$	$\frac{m+1}{1-D}$	2m $1-D$	$\frac{2(m+1)}{1-D}$	$\frac{m+1+aD}{1-D}$	$\frac{4+2a}{1-D}$	$\frac{a_1(D-D^2)+a_2D+1}{D(1-D)}$	$3 + 2a$ $1-D$	$\frac{m_l + m_u + 1}{1 - D}$
\boldsymbol{n}	\boldsymbol{n}	\overline{c}	\mathfrak{m}	\boldsymbol{n}	$\mathfrak{2}$		3	\boldsymbol{n}
\boldsymbol{n}	$n(m+1)$	$2(m+1)$	$2(m+1)$	$n(2m+1)$	$\overline{4}$	5	6	$2m_u + 2m_l + n$
	$nm+1$	$2m+1$	$2m + 1$	2mn	4	4	$\overline{4}$	$2(m_u + m_l) + 1$
V_o	$\frac{2V_o}{m+1}$	$\frac{V_o}{m}$	$\frac{V_o}{m+1}$	$\frac{V_o}{m+1+aD}$	$\frac{(2+2a)V_o}{4+2a}$	$\frac{DV_o}{(1-D)(a_1(D-D^2)+a_2D+1)}$	$\frac{3}{3+2a}$	$\frac{V_o}{m_l+m_u+1}$
$\underline{I_i}$ \boldsymbol{n}	$rac{I_i}{n} + \frac{mI_o}{nD}$	I_i	$\frac{I_i}{m+1}$	$\frac{I_i}{n} + \frac{I_o(1-D)}{nD}$	$\frac{I_i}{2}+\frac{2I_o}{D}$	$I_i + I_o \frac{a_1 D + 1}{D}$	$rac{2}{3}i_i$	$\frac{i_i}{n} + (m_u + m_l) \frac{I_o}{nD}$
2n	2n	$1 + 2m$ m	$\frac{3m+2}{m+1}$	$\frac{(m+1)n}{m+1+aD}$	$\frac{10+4a}{4+2a}$	$\overline{(1-D)(a_1(D-D^2)+a_2D+1)}$	$\frac{15+4a}{3+2a}$	$2\frac{m_l + m_u + n}{m_l + m_u + 1}$ to $2n$
NA	Yes	Yes	Yes	Yes	No	N ₀	Yes	Yes
Yes	Yes	N _o	Yes	Yes	N ₀	N _o	N _o	Yes
Yes	Yes	Yes	Yes	N _o	N ₀	N ₀	N ₀	Possible
NA	Yes	Yes	No	No	N ₀	N ₀	N ₀	Yes
Yes	Yes	N ₀	Yes	N ₀	N _o	Yes	Yes	Possible
	97.9%	94.16%	94.6%	94.1%	95%	94.5%	88%	98.4%
	95.3%	90%	93.8%	89%	93.2%	90.5%	88%	97.8%
							$D(5a_2+1)$	

TABLE II Topology Comparison

frequency.

The main limitations of the proposed topology are the current spikes of the cell capacitors, which can be reduced by increasing the capacitance value, working with higher switching frequency or inserting more legs to reduce the power processed by each leg. Another limitation is the slight imbalance in the coupled inductor, which can affect the converter losses and make some components overheat if the imbalance is too significant. The current imbalances issues can be overcome by using active control techniques used in conventional boost converters with multistate switching cells.

REFERENCES

- [1] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, B. Lehman, "Step-up DC-DC converters: comprehensive review of voltage-boosting techniques, topologies, and applications", *IEEE Transactions on Power Electronics*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [2] F. L. Tofoli, D. de Castro Pereira, W. J. de Paula, D. de Sousa Oliveira Junior, "Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter", *IET Power Electronics*, vol. 8, no. 10, pp. 2044–2057, Oct. 2015.
- [3] C. Jung, "Power Up with 800-V Systems: The benefits of upgrading voltage power for battery-electric passenger vehicles", *IEEE Electrification Mag*, vol. 5, no. 1, pp. 53–58, Mar. 2017.
- [4] H.-J. Chung, "A CW CO2 laser using a high-voltage Dc–dc converter with resonant inverter and Cockroft– Walton multiplier", *Opt Laser Technol*, vol. 38, no. 8, pp. 577–584, Nov. 2006.
- [5] P. Lin, L. Chua, "Topological generation and analysis of voltage multiplier circuits", *IEEE Transactions on Circuits and Systems*, vol. 24, no. 10, pp. 517–530, Oct. 1977.
- [6] M. S. Makowski, D. Maksimovic, "Performance limits of switched-capacitor DC-DC converters", *in 26th Annual IEEE Power Electronics Specialists Conference (PESC '95)*, 1995.
- [7] G. Palumbo, D. Pappalardo, "Charge Pump Circuits: An Overview on Design Strategies and Topologies", *IEEE Circuits and Systems Magazine*, vol. 10, no. 1, pp. 31–45, Mar. 2010.
- [8] A. Ioinovici, "Switched-capacitor power electronic circuits", *IEEE Circuits Syst Mag*, vol. 1, no. 3, pp. 37–42, Aug 2002.
- [9] K. W. E. Cheng, Y. mao Ye, "Duality approach to the study of switched-inductor power converters and its higher-order variations", *IET Power Electronics*, vol. 8, no. 4, pp. 489–496, Apr. 2015.
- [10] J. Yao, K. Zheng, A. Abramovitz, "Small-Signal Model of Switched Inductor Boost Converter", *IEEE Transactions on Power Electronics*, vol. 34, no. 5, pp. 4036–4040, May 2019.
- [11] T.-F. Wu, T.-H. Yu, "Unified approach to developing single-stage power converters", *IEEE Transactions on Aerospace and Electronic Systems*, vol. 34, no. 1, pp. 211–223, Jan. 1998.
- [12] D. S. Wijeratne, G. Moschopoulos, "Quadratic Power Conversion for Power Electronics: Principles and Circuits", *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 2, pp. 426–438, Feb. 2012.
- [13] R. Loera-Palomo, J. A. Morales-Saldaña, "Family of quadratic step-up dc–dc converters based on noncascading structures", *IET Power Electronics*, vol. 8, no. 5, pp. 793–801, May 2015.
- [14] J. C. Rosas-Caro, J. C. Mayo-Maldonado, R. Salas-Cabrera, A. Gonzalez-Rodriguez, E. N. Salas-Cabrera, R. Castillo-Ibara, "A Family of DC-DC Multiplier Converters", *Engineering Letters*, vol. 19, no. 1, Feb. 2011.
- [15] Y. Tang, T. Wang, Y. He, "Generalized multicell switched-inductor/switched-capacitor combined active-network converters", *IEEE Trans Power Electron*, vol. 30, no. 4, pp. 2063–2072, Apr 2015, doi:10.1109/TPEL.2014.2325052.
- [16] T. Lazzarin, J. Dias, "Unidirectional Single-phase Bridgeless Boost Rectifier With Switched Capacitor Cell", *Eletrônica de Potência*, vol. 22, no. 4, pp. 340– 349, Dec. 2017.
- [17] J. C. Dias, T. B. Lazzarin, "Single-Phase Hybrid Boost AC–DC Converters With Switched-Capacitor Cells and Reduced Switch Count", *IEEE Transactions on Industrial Electronics*, vol. 68, no. 8, pp. 6710–6720, Aug. 2021.
- [18] Z. Ye, Y. Lei, R. C. N. Pilawa-Podgurski, "The Cascaded Resonant Converter: A Hybrid Switched-Capacitor Topology With High Power Density and Efficiency", *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 4946–4958, May 2020.
- [19] Y. Lei, R. C. N. Pilawa-Podgurski, "A General Method for Analyzing Resonant and Soft-Charging Operation of Switched-Capacitor Converters", *IEEE Transactions on Power Electronics*, vol. 30, no. 10, pp. 5650–5664, Oct. 2015.
- [20] M. Evzelman, S. Ben-Yaakov, "Average-Current-Based Conduction Losses Model of Switched Capacitor Converters", *IEEE Transactions on Power Electronics*, vol. 28, no. 7, pp. 3341–3352, Jul. 2013.
- [21] R. Gules, L. Pfitscher, L. Franco, "An interleaved boost" DC-DC converter with large conversion ratio", *in IEEE International Symposium on Industrial Electronics (Cat. No.03TH8692)*, pp. 511–516, IEEE, 2003.
- [22] G. Bastos, J. Sousa, L. Costa, R. Torrico-bascopé, "Generation Of Dc-dc Converters With Wide Conversion Range Based On The Multistate Switching Cell", *Eletrônica de Potência*, vol. 21, no. 1, pp. 63–70, Feb. 2016.
- [23] S. Zhang, X. Yu, "A Unified Analytical Modeling of the Interleaved Pulse Width Modulation (PWM) DC–DC Converter and Its Applications", *IEEE Transactions on Power Electronics*, vol. 28, no. 11, pp. 5147–5158, Nov. 2013.
- [24] L. H. S. C. Barreto, P. P. Praca, D. S. Oliveira, R. N. A. L. Silva, "High-voltage gain boost converter based on three-state commutation cell for battery charging using PV panels in a single conversion stage", *IEEE Trans Power Electron*, vol. 29, no. 1, pp. 150–158, Jan. 2014.
- [25] L. H. S. C. Barreto, P. P. Praca, G. A. L. Henn, R. N. A. L. Silva, D. S. Oliveira, "Single stage high

voltage gain boost converter with voltage Multiplier Cells for battery charging using photovoltaic panels", *in 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, IEEE, Feb. 2012.

- [26] R. Rahimi, S. Habibi, M. Ferdowsi, P. Shamsi, "An Interleaved High Step-Up DC-DC Converter Based on Integration of Coupled Inductor and Built-in-Transformer With Switched-Capacitor Cells for Renewable Energy Applications", *IEEE Access*, vol. 10, pp. 34–45, Dec. 2022.
- [27] H. Li, H. Du, Y. Zeng, Z. Qiu, X. Jiang, Z. Chen, "A Modified Interleaved Capacitor Clamped DC–DC Converter With Non-Resonant Soft Switching", *IEEE Transactions on Power Electronics*, vol. 37, no. 10, pp. 12221–12236, Oct. 2022.
- [28] H. Lei, R. Hao, X. You, F. Li, "Nonisolated High Step-Up Soft-Switching DC–DC Converter With Interleaving and Dickson Switched-Capacitor Techniques", *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 3, pp. 2007– 2021, Sep. 2020.
- [29] A. Asghari, "A Nonisolated Soft Switching Interleaved Converter With Extended Duty Cycle and Low Output Current Ripple", *IEEE Transactions on Industrial Electronics*, vol. 68, no. 10, pp. 9376–9385, Oct. 2021.
- [30] M. Packnezhad, H. Farzanehfard, "Fully Soft Switched Interleaved High Step-Up/Down Bidirectional Converter With no Pulsating Current at Low Voltage Source", *IEEE Transactions on Industrial Electronics*, vol. 69, no. 11, pp. 10993–11000, Nov. 2022.
- [31] M. Prudente, L. Pfitscher, R. Gules, "A Boost Converter With Voltage Multiplier Cells", *in IEEE 36th Conference on Power Electronics Specialists, 2005.*, IEEE, 2005.
- [32] F. J. B. Brito, M. L. Heldwein, R. P. T. Bascope, "Active current balancing technique employing the Lunze's transformation for converters based on multistate switching cells", *in IEEE 13th Brazilian Power Electronics Conference and 1st Southern Power Electronics Conference (COBEP/SPEC)*, IEEE, Nov. 2015.
- [33] D. Yoon, S. Lee, J. Bang, Y. Cho, "Current balancing of interleaved boost PFC converter with auxiliary winding coupled inductor", *in 2022 International Power Electronics Conference(IPEC-Himeji 2022- ECCE Asia)*, IEEE, May 2022.
- [34] J. Kimball, P. Krein, K. Cahill, "Modeling of capacitor impedance in switching converters", *IEEE Power Electronics Letters*, vol. 3, no. 4, pp. 136–140, Dec. 2005.
- [35] M. D. Seeman, S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC–DC Converters", *IEEE Transactions on Power Electronics*, vol. 23, no. 2, pp. 841–851, Mar. 2008.
- [36] B. Wu, L. Wang, L. Yang, K. M. Smedley, S. Singer, "Comparative Analysis of Steady-State Models for a Switched Capacitor Converter", *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1186–1197, Feb. 2017.
- [37] S. Li, K. Xiangli, Y. Zheng, K. M. Smedley, "Analysis and design of the ladder resonant switched-capacitor converters for regulated output voltage applications", *IEEE Trans Ind Electron*, vol. 64, no. 10, pp. 7769– 7779, Oct. 2017.
- [38] M. S. Ortmann, S. A. Mussa, M. L. Heldwein, "Three-Phase Multilevel PFC Rectifier Based on Multistate Switching Cells", *IEEE Transactions on Power Electronics*, vol. 30, no. 4, pp. 1843–1854, Apr. 2015.
- [39] G. Liu, W. Zhou, Q. Wu, Y. Fu, M. Wang, "A Sensorless Current Balance Control Method for Interleaved Boost Converter", *in IEEE Applied Power Electronics Conference and Exposition (APEC)*, IEEE, Mar. 2020.
- [40] R. Hausmann, I. Barbi, "Three-Phase DC–AC Converter Using Four-State Switching Cell", *IEEE Transactions on Power Electronics*, vol. 26, no. 7, pp. 1857–1867, Jul. 2011.
- [41] F. L. Tofoli, D. de Souza Oliveira, R. P. Torrico-Bascopé, Y. J. A. Alcazar, "Novel Nonisolated High-Voltage Gain DC–DC Converters Based on 3SSC and VMC", *IEEE Transactions on Power Electronics*, vol. 27, no. 9, pp. 3897–3907, Sep. 2012.
- [42] B. P. Baddipadiga, M. Ferdowsi, "A high-voltagegain dc-dc converter based on modified dickson charge pump voltage multiplier", *IEEE Transactions on Power Electronics*, vol. 32, no. 10, pp. 7707–7715, Oct. 2017.
- [43] Y. Zheng, W. Xie, K. M. Smedley, "A Family of Interleaved High Step-Up Converters With Diode–Capacitor Technique", *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 2, pp. 1560–1570, Jun. 2020.
- [44] Y.-S. Lee, W.-T. Hong, T.-H. Chou, "Multiphase high gain boost converter with switched-capacitor and coupled-inductor", *in 1st International Future Energy Electronics Conference (IFEEC)*, IEEE, Nov. 2013.
- [45] X. Liu, , X. Zhang, X. Hu, H. Chen, L. Chen, Y. Zhang, "Interleaved High Step-Up Converter With Coupled

Inductor and Voltage Multiplier for Renewable Energy System", *CPSS Transactions on Power Electronics and Applications*, vol. 4, no. 4, Dec. 2019.

- [46] M. F. Guepfrih, G. Waltrich, T. B. Lazzarin, "Quadratic-boost-double-flyback converter", *IET Power Electronics*, vol. 12, no. 12, pp. 3166–3177, Sep. 2019.
- [47] S. R. B., M. Prabhakar, "Transformerless highgain DC–DC converter for microgrids", *IET Power Electronics*, vol. 9, no. 6, pp. 1170–1179, May 2016.

BIOGRAPHIES

Julio Cesar Dias was born in Blumenau, Santa Catarina, Brazil, in 1991. He received his B.Sc.degree in Electrical Engineering from the Regional University of Blumenau (FURB), Blumenau, Brazil, in 2015, and the M.Sc. degree from Federal University of Santa Catarina (UFSC), Florianopolis, Brazil, in 2017. He is currently working toward the doctoral degree in the Department of Electrical and Electronic Engineering at the Federal University of Santa Catarina. His research interests include steady-state and dynamic modeling of power converters with a focus on switched-capacitor circuits, renewable energy and storage systems.

Telles Brunelli Lazzarin was born in Criciuma, Santa Catarina State, Brazil, in 1979. He received the B.Sc., M.Sc. and Ph.D. degrees in Electrical Engineering from the Federal University of Santa Catarina (UFSC), Florianopolis, Brazil, in 2004, 2006 and 2010, respectively. He is currently an Adjunct Professor with the Department of Electronic and Electrical Engineering (EEL) at the UFSC. In 2006, he worked with industry, including R & D activities at the WEG Motor drives & controls, Brazil. He was a Postdoctoral Fellow at the UFSC, Florianopolis, Brazil, in 2011 and a Visiting Researcher at the Northeastern University, Boston, USA, from 20017 to 2018. His interests include switched-capacitor converters, inverters, rectifiers, high-voltage and high-gain dc-dc converters. Dr. Lazzarin is a member of the following societies: SOBRAEP, PELS, IAS and IES.