SINGLE-PHASE ACTIVE POWER FILTERS WITH REDUCED NUMBER OF POWER SWITCHES AND OPTIMUM VOLTAGE CONTROL ANGLE

Welflen R. N. Santos, Edison R. C. da Silva[†], Cursino B. Jacobina[†], Eisenhawer de M. Fernandes[†], Alexandre C. Oliveira[†], Rafael R. Matias, Dalton F. G. Filho°, Otacilio M. Almeida, Patryckson M. Santos* Federal University of Piauí,[†]Federal University of Campina Grande,[©]CHESF,*Federal University of Maranhão

e-mail: welflen@ufpi.edu.br

Abstract - **This paper proposes some topologies of universal active power filter for single-phase applications with reduced number of components. Some configurations are proposed: two with both series and parallel converters connected in half-bridge, sharing the same d.c.-bus mid-point connection; and the others with the series and parallel converters sharing one leg. It will be demonstrated the existence of a coupling law between** the two converters $(S_e$ and S_h) related to the voltage **capabilities. All configurations compensate for current and voltage harmonic and provide power factor control close to one. Comparisons between the structures are made and the steady-state analysis are also presented to demonstrate that it is possible to obtain an optimum voltage angle in order to reduce the amplitudes of the converters' currents and, consequently, the total losses of the systems. Simulated and experimental results validate the theoretical considerations.**

Keywords – **Active Power Filter, Optimum Voltage Angle, Reduced Number of Components, Two-leg Converter.**

I. INTRODUCTION

The continuous proliferation of electronic equipment either for home appliances or industrials uses have the drawback of increasing the non-sinusoidal current into power network. Different mitigation solutions are currently proposed and used in practical applications to work out the problems of harmonics in electric grids. In the last decades, the use of active filtering techniques has became more attractive due to the technological progress in power electronic switching devices, enhanced numerical methods and more efficient control algorithms.

The Series Active Power Filter (SAPF) [1], [2], [3] provides load voltage control, eliminating voltage disturbances, such as unbalance, sags, notches, flickers and voltage harmonics, so that a regulated fundamental load voltage with constant magnitude is provided to the load. The purpose of a Parallel Active Power Filter (PAPF) also knowing as shunt, [4], [5], [6], [7], [8] is to absorb harmonics current, compensate for reactive power and regulate the d.c.-bus voltage. The Universal Active Power Filter (UAPF) [9], [10], [11], [12] [13], [14], which is combination of both ones, is a versatile device that operates as series and parallel active power filter. Then, it can simultaneously fulfill different objectives like

maintaining a balanced sinusoidal (harmonic free) nominal voltage at the load bus, source current harmonics elimination, load balance and power factor correction.

UAPF is appeared to be a strong tool to improve power quality in many applications and it has been attracting the attention of many researchers in order to reduce cost, size and weight. Generally, the largest cost reduction is achieved by reducing the number of switches employed in a converter power circuit or developing topologies that employ switches with lower voltage stresses [15], [16], [17], [18], [19]. In this field, the challenge is to choice between full-bridge and half-bridge topologies. The main attributes for the sake of comparison are: the number of bi-directional switches (two for the half-bridge and four for the full-bridge); the voltages of the switches (rated line voltage for the full-bridge and half of the rated line voltage for the half-bridge) and capacitor current in the case of the half-bridge.

A conventional UAPF topology, Figure 1, consists of two full-bridge bi-directional converters connected to a common d.c.-bus. The series bi-directional converter consists of four

Fig. 1. Conventional topology of single-phase Universal Active Power Filter (UAPF).

switches connected via transformer in series with the a.c line. The parallel bi-directional converter also consists of four switches. As the number of electronic power switches is reduced to achieve low cost and high performance at the same time the d.c.-bus voltage must increase. For the controllability of the conventional UAPF system, the voltage of the d.c-bus must be $\frac{3}{2}$ times of the peak voltage of the a.c. line. In configurations with two-leg converters, the voltage of both capacitors C_1 and C_2 must be $\frac{3}{2}$ times of the peak voltage of the line voltage. Therefore, the voltage of the capacitor bank must be three times of the a.c. line peak voltage [11], [18].

This paper proposes some configurations of UAPF with reduced number of components for single-phase applications. Configurations have only two-leg and use a capacitor bank with d.c.-bus mid-point connection. In Figure 2 are presented

Manuscript received in 17/03/2013. First revision in 16/07/2013, second revision in 25/09/2013. Accepted for publication in 25/09/2013, by recommendation of the Editor Henrique A. C. Braga.

some conventional structures of UAPF with transformer connected in series side. The configurations presented in Figure 3 are directly connected to the distribution system without a series injection transformer, the transformer is used in parallel to the load [20]. This configurations may be feasible when the transformer turns ratio *n*, of the transformer winding connected to the parallel converter, is varied in order to reduce the d.c.-bus voltage. The operation principle, control strategy, steady-state analysis and experimental results are presented to validate the theoretical considerations.

II. FREQUENCY MODULATION

Configurations presented in Figure 2 have a transformer in the series side connection and the presented in Figure 3 are connected to the distribution system without series injection transformer, which may struggles with core saturation and voltage drop [21]. However, the magnetic flux in iron core of series transformer may change in a large range depending on the close angle of injecting voltage, at the same time iron core easily get over saturated. Over saturation in transformer iron core leads to produce large field inrush current and distortion on compensating voltage waveform [22]. These configurations use the transformer in parallel to the load.

The active power filters configurations for single-phase applications can be composed by two-leg converters [23]. They can be classified into $2L$, $2L_e$ and $2L_h$. The converters, Figure 2 and 3, can operate both sides in half-bridge (denoted as 2L configurations) or one side in full-bridge and the other one in half-bridge with a shared-leg (denoted as $2L_e$ and $2L_h$) configurations). In $2L_e$ the shared-leg is h and for $2L_h$ is the leg e.

The configurations $2L_e$ and $2L_h$ can operate in halfbridge and full-bridge, but there is a coupling law between the two converters. Half-bridge converters voltages are limited by $v_e \leq \left(\frac{E}{2}\right)$ (topologies $2L_h$) and $v_h \leq \left(\frac{E}{2}\right)$
(topologies $2L_h$). Evil bridge converters values (topologies $2L_e$). Full-bridge converters voltages are limited by $v_h < E$ (topologies $2L_h$) and $v_e < E$ (topologies $2L_e$). Both converters in half-bridge (topologies 2L) are connected to a common d.c.-bus mid-point connection and have the converters voltages limited by $v_e = \left(\frac{E}{2}\right)$ and $v_h = \left(\frac{E}{2}\right)$, being $E = v_c = v_{c1} + v_{c2}.$

The conduction state of the switch-pairs is represented by homonymous binary variables q_e , \bar{q}_e , q_h and \bar{q}_h , where $q = 1$ indicates a closed switch while $q = 0$ indicates an open one. The pair of switches q_e or \bar{q}_e and q_h or \bar{q}_h are complementary, so

$$
q_e = 1 - \bar{q}_e \tag{1}
$$

$$
q_h = 1 - \bar{q}_h \tag{2}
$$

The pulse-widths of the gating signals are determined from the reference pole voltages v_{e0}^* and v_{h0}^* , as noted in

$$
\tau_e = \frac{T}{2} + \frac{T}{E} v_{e0}^* \tag{3}
$$

$$
\tau_h = \frac{T}{2} + \frac{T}{E} v_{h0}^* \tag{4}
$$

where T is the sample period for the pulse-width modulation (PWM). The reference signals for the pole voltages v_{e0}^* and

Fig. 2. Single-phase UAPF with transformer in series connection configurations: (a) $2L$ (b) $2L_e$ and (c) $2L_h$.

 v_{h0}^* are determined from the reference voltages v_e^* and v_h^* . The reference signals to the pole voltages of the LLAPE converters reference signals to the pole voltages of the UAPF converters are presented in the next subsections.

A. Configuration 2L

Configurations $2L$ have both the converters in half-bridge topologies. Voltages v_e and v_h are in function of the converter pole voltages v_{e0} and v_{h0} which depend on the conduction states of the power switches and individual voltage of the capacitors v_{c1} and v_{c2} , then:

$$
v_e = v_{e0} = q_e v_{c1} - (1 - q_e)v_{c2}
$$
 (5)

$$
v_h = v_{h0} = q_h v_{c1} - (1 - q_h) v_{c2}
$$
 (6)

where v_{c1} and v_{c2} denote the capacitors voltages. The reference pole voltages can be expressed by:

$$
v_{e0}^* = v_e^* \tag{7}
$$

$$
v_{h0}^* = v_h^* \tag{8}
$$

Fig. 3. Single-phase UAPF with transformer in parallel side configurations: (a) $2L$ (b) $2L_e$ and (c) $2L_h$.

B. Configuration ²Le

Configurations $2L_e$ have the converter S_e in full-bridge and S_h in half-bride. Voltages v_e and v_h can be expressed as a function of the converter pole voltages v_{e0} and v_{h0} that depend on the conduction states of the power devices, so:

$$
v_e = v_{e0} - v_{h0} = (q_e - q_h)E
$$
 (9)

$$
v_h = v_{h0} = q_h v_{c1} - (1 - q_h) v_{c2}
$$
 (10)

It can be noted that the voltage v_e does not depend on the individual capacitors voltages v_{c1} and v_{c2} .

Considering that v_e^* and v_h^* denote the desired reference
Itages then the reference pole voltages can be expressed by: voltages, then the reference pole voltages can be expressed by:

$$
v_{e0}^* = v_e^* + v_h^*
$$
 (11)

$$
v_{h0}^* = v_h^* \tag{12}
$$

Defining the reference pole voltages, pulse-widths τ_e and τ_h can be generated from (3) and (4).

C. Configuration ²Lh

Configurations $2L_h$ have the converter S_h in full-bridge and S_e in half-bride. Voltages v_e and v_h can also be expressed as a function of the converter pole voltages v_{e0} and v_{h0} , so:

$$
v_e = v_{e0} = q_e v_{c1} - (1 - q_e) v_{c2}
$$
 (13)

$$
v_h = v_{h0} - v_{e0} = (q_h - q_e)E
$$
 (14)

In this case, the voltage v_e does not depend on the individual capacitor voltages v_{c1} and v_{c2} . The reference pole voltages can be expressed as:

$$
v_{e0}^* = v_e^* \tag{15}
$$

$$
{}_{h0}^{*} = v_h^* + v_e^* \tag{16}
$$

Then, the pulse-widths can be calculated by using (3) and (4).

 \overline{v}

III. SHARED-LEG AND CAPACITOR CURRENTS

The currents flowing through the shared-leg, for configurations $2L_e$ and $2L_h$, and capacitor current for 2L depend on the currents i_e and i_h . The description of shared-leg and capacitor current are presented in the next subsections.

A. Configuration 2L

Neglecting the frequency 2ω due to the single-phase power flow [24]. The capacitors average currents for configurations 2L are given by:

$$
\bar{\imath}_{c1} = \frac{\bar{\imath}_e - \bar{\imath}_h}{2} \tag{17}
$$

$$
\bar{\imath}_{c2} = \frac{\bar{\imath}_h - \bar{\imath}_e}{2} \tag{18}
$$

B. Configuration ²Le

In these configurations the shared-leg is h between converters S_e and S_h . Currents flow through the top and down switches q_h and \bar{q}_h are:

• for $q_h = 1$ (during τ_h):

$$
i_{qh} = (i_e + i_h) \tag{19}
$$

$$
i_{\bar{q}h} = 0 \tag{20}
$$

• for $q_h = 0$ (during $T \cdot \tau_h$):

$$
i_{qh} = 0 \tag{21}
$$

$$
i_{\bar{q}h} = -(i_e + i_h) \tag{22}
$$

The equations can be rewritten as follows:

$$
i_{qh} = q_h(i_e - i_h) \tag{23}
$$

$$
i_{\bar{q}h} = -(1 - q_h)(i_e - i_h) \tag{24}
$$

It is possible to determine the average value of the current i_{qh} and $i_{\bar{a}h}$ within the period T:

$$
\bar{u}_{qh} = \frac{1}{T} \int_{\tau} i_{qh} dt \qquad (25)
$$

$$
\bar{v}_{\bar{q}h} = \frac{1}{T} \int_{\tau} i_{\bar{q}h} dt \qquad (26)
$$

Neglecting the high-frequency current components due to the switching and assuming that the interval T is too small, the average current flowing through each switch q_h and \bar{q}_h of the shared-leg are given by:

$$
\bar{\imath}_{qh} = \frac{\tau}{T} (\bar{\imath}_e - \bar{\imath}_h) \tag{27}
$$

$$
\bar{\imath}_{\bar{q}h} = \frac{T - \tau}{T} (\bar{\imath}_e - \bar{\imath}_h) \tag{28}
$$

Substituting (4) in (27) and (28), the average current flowing through each switches of the shared-leg are given by:

$$
\bar{u}_{qh} = \left(\frac{v_{h0}^*}{E} + \frac{1}{2}\right)(\bar{u}_e - \bar{u}_h) \tag{29}
$$

$$
\bar{\imath}_{\bar{q}h} = \left(\frac{v_{h0}^*}{E} - \frac{1}{2}\right) (\bar{\imath}_e - \bar{\imath}_h) \tag{30}
$$

Capacitors currents of the dc-link for configurations $2L_e$ are:

$$
i_{c1} = q_e i_e - q_h (i_e - i_h)
$$
 (31)

$$
i_{c2} = i_{c1} - i_h \t\t(32)
$$

and average currents are given by:

$$
\bar{\imath}_{c1} = \frac{1}{2}\bar{\imath}_h \tag{33}
$$

$$
\bar{\imath}_{c2} = -\frac{1}{2}\bar{\imath}_h \tag{34}
$$

Ignoring the frequency due to the single-phase power flow.

C. Configuration ²Lh

The procedure to determine the average currents for these configurations is similar to that presented in section III.B. Then, the average current flowing through each switch of the shared-leg q_e and \bar{q}_e are given by:

$$
\bar{\imath}_{qe} = -\left(\frac{v_{e0}^*}{E} + \frac{1}{2}\right)(\bar{\imath}_e - \bar{\imath}_h) \tag{35}
$$

$$
\bar{\imath}_{\bar{q}e} = -\left(\frac{v_{e0}^*}{E} - \frac{1}{2}\right)(\bar{\imath}_e - \bar{\imath}_h) \tag{36}
$$

It is also observed that the current in the shared-leg is defined by the sum of currents i_e and i_h .

Capacitor currents of the d.c.-link for these configurations are given by:

$$
i_{c1} = -q_h i_h + q_e (i_h - i_e)
$$
 (37)

$$
i_{c2} = i_{c1} + i_e \tag{38}
$$

and average currents are:

$$
\bar{\imath}_{c1} = -\frac{1}{2}\bar{\imath}_e \tag{39}
$$

$$
\bar{\imath}_{c2} = \frac{1}{2}\bar{\imath}_e \tag{40}
$$

Fig. 4. Steady-state circuits: (a) transformer in parallel side and (b) transformer in series connection.

IV. STEADY-STATE CHARACTERISTICS

Steady-state analysis of the presented configurations with the transformer connected in parallel or in series side are based on the model shown, respectively, in Figure 4(a) and 4(b). The figures compromise the grid $(E_q$ and I_q), internal grid impedance $(r_a$ and $x_a)$, series voltage (V_e) , series impedance $(r_e, x_e$ and x_{ce}), series current (I_e) , parallel voltage (V_h) , parallel impedance $(r_h, x_h$ and x_{ch}), parallel current (I_h) , series and parallel transformers, and load impedance (r_l, x_l) .

Voltage sources V_e and V_h represent the converters generated voltages of converters S_e and S_h , respectively. The power load S_l presents a inductive power factor (PF) equal to 0.85. All results presented in this section are in function of load angle δ_l . This angle is the phase angle between the grid voltage e_q and load voltage v_l . Otherwise, the values of the parameters are represented in p.u. system.

In Figs. 5 and 6 are shown the results for the proposed UAPF with transformer connected in the parallel side using the following parameters: $|e_g| = 1.0$, $|v_l| = 1.0$, $r_g = 0.001$, $r_e = 0.005$, $r_h = 0.005$, $r'_h = 0.003$, $r''_h = 0.003$, $x_g = 0.01$,
 $r_0 = 0.33$, $r''_h = 0.33$, $r''_h = 0.93$, $r_0 = 0.33$ $x_e = 0.33, x'_h = 0.33, x''_h = 0.33, x_m = 0.9, x_h = 0.33,$
 $x_a = 1.0, x_b = 0.5$. The converter voltage amplitudes V. $x_{ce} = 1.0, x_{ch} = 0.5$. The converter voltage amplitudes V_e and V_h are observed in Figure 5(a).

In this figure, the voltage amplitude of series converter V_e assume the lowest value at $\delta_l \approx -3.5^{\circ}$. As δ_l moves away from $\delta_l \approx -3.5^\circ$ the voltage V_e increases considerably. It is noted in Figure 5(b) that the converters' currents amplitude I_e and I_h assume the lowest values, respectively, at $\delta_l \approx -40^\circ$ and $\delta_l \approx 36^\circ$, while the amplitude of I_g remains practically constant on the δ_l variation. The current *I'*_h has the smallest amplitude value at $\delta_l \approx 32^\circ$.

From Figure 6, it can be seen that the system has better performance for a load angle close to $\delta_1 \approx -30^\circ$. This operating point corresponds to the range in which the

Fig. 5. Steady-state analysis of single-phase UAPF with transformer in parallel side: (a) converter voltages and (b) converters, transformer and grid currents.

Fig. 6. Steady-state analysis of single-phase UAPF with transformer in parallel side: (a) efficiency and (b) a.c. power grid.

amplitudes of the converters' current I_e and I_h are smaller. In Figure 6(b) is observed that the point of maximum performance occurs when the power source has the lower amplitude.

In Figs. 7 and 8 are presented the results for the proposed UAPF with transformer connected in the series side, the results were obtained using the following parameters: $|e_g| = 1.0$, $|v_l| = 1.0, r_g = 0.001, r_e = 0.005, r_h = 0.005, r'_h = 0.003,$
 $r'' = 0.003, r = 0.01, r = 0.33, r' = 0.33, r'' = 0.33$ $r''_h = 0.003, x_g = 0.01, x_e = 0.33, x'_h = 0.33, x''_h = 0.33,$
 $r = 0.9, x_e = 0.33, x_0 = 1.0, x_e = 1.0$ $x_m^{\prime\prime} = 0.9, x_h = 0.33, x_{ce} = 1.0, x_{ch} = 1.0.$

Similar results are presented for the configuration with transformer in series side. The explanations of the presented simulated results are similar to the previous case. The steadystate analysis are shown in Figs. 7 and 8. Comparing the

Fig. 7. Steady-state analysis of the proposed single-phase UAPF with transformer in series connection: (a) converter voltages and (b) converters, transformer and grid currents.

steady-state circuits analysis, it is clearly observed that the configuration with transformer in parallel side also presents the possibility to reduce the d.c.-bus voltage by varying the $\left(\frac{n_p}{n_s}\right)$, as the voltage of the parallel converter V_h is reduced the load angle instead of changing the transformer turns ratio $n =$ $\frac{m_s}{s}$ capacitor d.c.-bus voltage can also be, see Figure 5(a). There are two options for reducing the d.c.-bus voltage: (1) varying the load angle and (2) changing the transformer turns ratio.

Fig. 8. Steady-state analysis of single-phase UAPF with transformer in series connection: (a) efficiency and (b) a.c. power grid.

From Figure 6(a) it is noted that the parallel converter voltage V_h remains practically constant with changes in the load angle δ_l . For both structures, as the currents of the converters are reduced the voltage amplitude of the series converter is increased. To obtain the point of minimum losses is necessary to have available d.c.-bus voltage at the capacitors. The voltage of the series converter (V_e) drastically increase as the load angle is varied, Figs. 5(a) and 7(a), then, the d.c.-bus capacitors needs to supply more energy for the series converter in order to provide the correct voltage compensation.

V. CONTROL STRATEGY

The block diagram of the proposed configurations can be seen in Figure 9. The d.c.-bus voltage is compared with the

Fig. 9. Control block diagram for the proposed Universal Active Power Filter (UAPF).

reference voltage v_c^* and the error is applied to the input of a
PL controller R PI controller R_c .

The output of R_c controller defines the current amplitude of reference signal I^*_{g} that is synchronized with the grid voltage
g in order to control the power fector, this is done via block e_q in order to control the power factor, this is done via block $\overline{G}EN-g$. This block defines the current i_g^* . This synchronism
is accomplished by *PII* (Phase Locked Loop) to produce the is accomplished by PLL (Phase Locked Loop) to produce the reference voltage. The input of the PLL is the grid voltage. The output of the PLL is a $60Hz$ reference voltage, which is exactly in phase with the grid voltage. The current error $(i^*_g - i_g)$ is applied to current controller represented by R_i . The controller R_i is a double sequence digital current controller controller R_i is a double sequence digital current controller [25]. The output voltage v_h , of this controller, is used to determine the switches conduction state.

The voltage regulation applied to the load is determined from the instantaneous reference load voltage v_t^* which is
obtained by the voltage amplitude V^* and by the angles θ , and obtained by the voltage amplitude V_l^* and by the angles θ_g and $\delta_{\rm t}$ via block GEN_l and is the instantaneous angle of equal δ_l via block GEN-l. θ_q is the instantaneous angle of e_q and δ_l is used to determine the best operating point of the system. This information is applied to the block R_v which is also a modified PI controller similar to presented R_i controller. The output of this controller generates the reference voltage for determining the PWM.

VI. EXPERIMENTAL RESULTS

Some topologies of UAPF, based on two bi-directional converters composed by two-leg connected to a common d.c. link, have been proposed. The topology presented in Figure 3(c) was chosen to compose the experimental result because d.c.-bus voltage can be drastically reduced from the regulation of the transformer turn ratio n and/or the optimized load angle δ_l . The proposed single-phase UAPF system presented in Figure 3(c) has been tested by using a microcomputer-based system which is equipped with dedicated boards, in order to generate the control signals. The system have twelve sensors (six current and six voltage sensors), interface card and data acquisition boards, and two static converters each one with three-leg, see Figure 10. In experimental tests, d.c. capacitors

Fig. 10. Experimental platform in laboratory:(a) Schematic diagram of the converter via PC-based control, (b) Picture of the topology.

were selected as $C = 2200u$ F, and the switching frequency was set at 10 kHz. The system parameters are given by

- Source frequency: 60 Hz;
- Harmonic frequency: 180 Hz;
- d.c.-bus voltage: 380 V_{cc} [see Figure 11(c)] and 80 V_{cc} [see Figure $13(c)$];
- Inductors filters: $5 mH$;
- Capacitor filter: 70 μ F;
- Nonlinear load composed by diode bridge rectifier with $R = 10 \Omega$ and $L = 62$ mH;
- Transformer turn ratio: $n = 1$ and $\delta_l = 0$ for Figure 11 and $n = 2$ and $\delta_l \approx -30^\circ$ for Figure 13.

The parallel converter requires more energy for compensating harmonics current, provide power factor control close to unit and regulate the d.c.-bus voltage between both converters at desired level; the configurations $2L_e$, due to the shared-leg, need more d.c.-bus voltage compared to the others. According to the steady-state analysis, section IV, all configurations with transformer in parallel side allow to reduce the d.c.-bus voltage varying the load angle and/or the transformer turns ratio. The configurations $2L_h$ with transformer in parallel side was chosen because it requires less d.c.-bus voltage compared to the transformer in series side, and also by the capacitor current for $2L$ be greater compared to $2L_e$ or $2L_h$.

In the test, the load is supplied by a voltage source generator with 20% the 3rd harmonic. In Figure 11(a), it is noted that the grid current is compensated with the power factor control

Fig. 11. Experimental results for proposed UAPF (Configuration $2L_h$) with load angle $\delta_l = 0^\circ$ and $n = 1$: (a) grid voltage and current - e_g , i_g , (b) load voltage and current - v_l , i_l , (c) d.c-bus voltage - v_{cc} .

Fig. 12. Spectral analysis UAPF for proposed UAPF (Configuration $2L_h$): (a) grid voltage e_g , (b)load voltage v_l , (c) load current i_l , (d) grid current i_q .

closed to one and THD (Total Harmonic Distortion) of the current equal to 4.69%. The load presents nonlinear current characteristics with current THD equal to 29.74% and the load voltage is compensated with THD equal to 3.37%, Figure 11(b). The d.c.-bus voltage is observed in Figure 11(c). The spectral analysis of voltages and currents in the grid and load are also presented in Figure 12.

The set of experimental results presented in Figs. 13 and 14 were obtained considering the transformer turn ratio $n = 2$ and load angle $\delta_l \approx -30^\circ$. The great contribution is related to the drastically reduction of the capacitor voltage in order to obtain the desirable results. The load voltage and grid current are also compensated, with power factor control close to one. The grid current THD is 4.36%, while the load current presents THD equal to 28.74%. The load voltage presents

Fig. 13. Experimental results for proposed UAPF (Configuration $2L_h$) with load angle $\delta_l \approx -30^\circ$ and $n = 2$: (a) grid voltage and current - e_g , i_g , (b) load voltage and current - v_l , i_l , (c) d.c-bus voltage - v_{cc} .

Fig. 14. Spectral analysis for proposed UAPF (Configuration $2L_h$): (a) grid voltage e_q , (b)load voltage v_l , (c) grid current i_l .

THD, for this case, equal to 2.98%.

It can be noted that despite of the distortion on the grid voltages, the load voltages present very low harmonic level, indicating that the filter operates properly.

VII. CONCLUSION

Some topologies of single-phase active power filter with isolation transformer in the series or parallel side for voltage and current harmonic compensation and power factor control have been presented in this paper. Such analysis showed that it is possible to operate with a load active voltage amplitude regulated at the rated reference value for some grid voltages and load conditions. The grid current compensation is also achieved with power factor control close to one. It was also observed that the capacitors average current for configurations denoted as 2L is higher than $2L_e$ or $2L_h$, but the total losses

for $2L_e$ or $2L_h$ are greater than $2L$ - due to shared-leg current. Comparisons of steady-state analysis were presented and it was noted that the currents of the converters can be reduced from the load angle δ_l . Besides, the structures with the transformer in parallel to the load present the option to reduce the capacitors size and d.c.-bus voltages by varying the transformer turn ratio *n* and/or load angle δ_l .

The operation principle, control strategy, steady-state analysis, simulated and experimental results of the proposed single-phase active power filters with reduced number of power switches were presented under different conditions and demonstrated adequate harmonic correction and power factor close to one.

ACKNOWLEDGEMENT

The authors would like to thank the CAPES (Coordenação de Aperfeicoamento de Pessoal de Nível Superior) of Brazil for the financial support.

REFERENCES

- [1] J. Perez, V. Cardenas, F. Pazos, and S. Ramirez. Voltage harmonic cancellation in single-phase systems using a series active filter with a low-order controller. In *Power Electronics Congress, 2002. Technical Proceedings. CIEP 2002. VIII IEEE International*, 2002.
- [2] E. R. Ribeiro and I. Barbi. Harmonic voltage reduction using a series active filter under different load conditions. *Power Electronics, IEEE Transactions on*, 21(5):1394– 1402, september 2006.
- [3] S. Inoue, T. Shimizu, and K. Wada. Control methods and compensation characteristics of a series active filter for a neutral conductor. *Industrial Electronics, IEEE Transactions on*, 54(1):433 –440, feb. 2007.
- [4] F. L. Lirio and H. A. C. Braga M. do C. B. Rodrigues. Análise e modelagem do filtro ativo de potência pwm monofásico. Eletrônica de Potência - SOBRAEP 2001, 6(1):25–32, december 2001.
- [5] R. Costa-Castelló, R. Grino, and E. Fossas. Oddharmonic digital repetitive control of a single-phase current active filter. *Power Electronics, IEEE Transactions on*, 19(4):1060–1068, july 2004.
- [6] R. F. de Camargo, H. A. Gründling, and H. Pinheiro. Filtro ativo de potência para compensação de harmônicos de tensão em sistemas de distribuição trifásicos a quatro fios. *Eletrônica de Potência - SOBRAEP 2007*, 12(1):63– 70, march 2007.
- [7] A. Bhattacharya, C. Chakraborty, and S. Bhattacharya. Shunt compensation. *Industrial Electronics Magazine, IEEE*, 3(3):38 –49, september 2009.
- [8] H. Fujita. A single-phase active filter using an h-bridge pwm converter with a sampling frequency quadruple of the switching frequency. *Power Electronics, IEEE Transactions on*, 24(4):934 –941, april 2009.
- [9] H. Fujita and H. Akagi. The unified power quality conditioner: the integration of series and shunt-active filters. *IEEE Trans. Power Electron.*, 13(2):315–322, march 1998.
- [10] J. Prieto, P. Salmeron, J.R. Vazquez, and J. Alcantara. A

series-parallel configuration of active power filters for var and harmonic compensation. In *IECON 02*, volume 4, pages 2945–2950, november 2002.

- [11] A. Nasiri and A. Emadi. Different topologies for singlephase unified power quality conditioners. In *Industry Applications Conference, 2003.*, volume 2, pages 976 – 981 vol.2, octuber 2003.
- [12] E. C. dos Santos, C. B. Jacobina, J. A. A. Dias, and N. Rocha. Single-phase to three-phase universal active power filter. *Power Delivery, IEEE Transactions on*, 26(99):1, 2011.
- [13] H. Carneiro, J.G. Pinto, and J.L. Afonso. Singlephase series active conditioner for the compensation of voltage harmonics, sags, swell and flicker. In *Industrial Electronics (ISIE), 2011 IEEE International Symposium on*, pages 384 –389, june 2011.
- [14] V. Khadkikar, A. Chandra, A.O. Barry, and T.D. Nguyen. Power quality enhancement utilising single-phase unified power quality conditioner: digital signal processorbased experimental validation. *Power Electronics, IET*, 4(3):323 –331, march 2011.
- [15] W.-J. Ho, M.-S. Lin, and W.-S. Feng. Common-neutraltype ac/dc/ac topologies with pfc pre-regulator. In *Power Electronics and Drive Systems, 1997. Proceedings., 1997 International Conference on*, volume 1, pages 53 –58 vol.1, may 1997.
- [16] C.B. Jacobina, M.B. de R. Correa, R.L.A. Ribeiro, T.M. Oliveira, E.R.C. da Silva, and A.M.N. Lima. Ac/ac converters with a reduced number of switches. In *Industry Applications Conference, 2001. Thirty-Sixth IAS Annual Meeting. Conference Record of the 2001 IEEE*, volume 3, pages 1755 –1762 vol.3, september 2001.
- [17] A. Dell'Aquila, A. Lecci, and M. Liserre. A technique to balance a half-bridge single-phase active filter. *Industrial Electronics, 2003. ISIE '03. 2003 IEEE International Symposium on*, 2(3):787 – 792, march 2003.
- [18] A. Nasiri, S. B. Bekiarov, and A. Emadi. Reduced parts single-phase series-parallel ups systems with active filter capabilities. *Telecommunications Energy Conference, 2003. INTELEC '03. The 25th International*, pages 366 – 372, 2003.
- [19] M.K. Hamzah, A.F.A. Ghafar, and M.N.M. Hussain. Single-phase half-bridge shunt active power filter employing fuzzy logic control. In *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, pages 552 –558, june 2008.
- [20] W. R. N. Santos, E. R. C. da Silva, C. B. Jacobina, A. C. Oliveira, and P. M. Santos. New configurations of single-phase universal active power filters with reduced number of electric power switches. In *Energy Conversion Congress and Exposition (ECCE), 2012 IEEE*, pages 1032–1039, 2012.
- [21] B. Han, B. Bae, S. Baek, and G. Jang. New configuration of upqc for medium-voltage application. *IEEE Transactions on Power Delivery*, 21(3):1438 – 1444, july 2006.
- [22] Z. Yin and L. Zhou. A novel harmonics injecting approach on over saturation suppression of dvr series

injection transformer. In *Power Engineering Conference, 2005. IPEC 2005. The 7th International*, pages 1 –498, december 2005.

- [23] C. B. Jacobina, I. S. de Freitas, E. R. C. da Silva, A. M. N. Lima, and T. M. de Oliveira. Ac-ac single-phase to single-phase two-legs converter. *IEEE-IAS Annual Meeting*, pages 2388–2394, 2005.
- [24] C.B. Jacobina and T.M. Oliveira. Six-switch singlephase ac/ac converter. In *Applied Power Electronics Conference and Exposition, 2001. APEC 2001. Sixteenth Annual IEEE*, volume 1, pages 186 –192 vol.1, 2001.
- [25] C. B. Jacobina, M. B. R. Correia, T. M. Oliveira, A. M. N. Lima, and E. R. C. da Silva and. Current control of umbalanced electrical systems. *IEEE-IAS Annual Meeting*, pages 1011–1017, 1999.

BIOGRAPHIES

Welflen R. N. Santos was born in São Luís, Brazil, in 1979. He received the B.S. degree in electrical engineering from Centro Federal de Educação Tecnológica do Maranhão, São Luís, Brazil, in 2004, M.Sc. and Ph.D. degrees in electrical engineering from the Federal University of Campina Grande, Campina Grande, Brazil, in 2006, and 2010, respectively. Since July 2010, he has been with the Coordination of Electrical Engineering, Federal University of Piauí, Teresina, where he is now Professor of Electrical Engineering Course. His research interests include power electronics, power systems, control systems, industrial automation and electrical drives.

Edison R. C. da Silva was born in Pelotas, Brazil, in 1942. He received the B.C.E.E. degree from the Polytechnic School of Pernambuco, Recife, Brazil, in 1965, the M.S.E.E. degree from the University of Rio de Janeiro, Rio de Janeiro, Brazil, in 1968, and the Dr. Eng. degree from the University Paul Sabatier, Toulouse, France, in 1972. From 1967 to March 2002, he was with the Electrical Engineering Department, Federal University of Paraíba, Campina Grande, Brazil. Since April 2002, he has been with the Electrical Engineering Department, Federal University of Campina Grande, Campina Grande, where he is a Professor of electrical engineering and the Director of the Research Laboratory on Industrial Electronics and Machine Drives. In 1990, he was a Visiting Professor at the Alberto Luiz Coimbra Institute and Graduate School of Research and Engineering (COPPE), Federal University of Rio de Janeiro, Rio de Janeiro. From 1990 to 1991, he was a Visiting Professor with Wisconsin Electric Machines and Power Electronics Consortium, University of Wisconsin, Madison. Dr. da Silva is Fellow member of the Institute of Electrical and Electronics Engineers (IEEE) since 2003. His current research work is in the area of power electronics and motor drives. Dr. da Silva was the General Chairman of the 1984 Joint Brazilian and Latin-American Conference on Automatic Control, sponsored by the Brazilian Automatic Control Society, and was the General Chairman of the IEEE Power Electronics Specialists Conference (PESC) in 2005.

Cursino B. Jacobina was born in Correntes, Brazil, in 1955. He received the B.S. degree in electrical engineering

from the Federal University of Paraíba, Campina Grande, Brazil, in 1978, and the Diplôme d'Etudes Approfondies and the Ph.D. degrees from the Institut National Polytechnique de Toulouse, Toulouse, France, 1980 and 1983, respectively. From 1978 to March 2002, he was with the Electrical Engineering Department, Federal University of Paraíba. Since April 2002, he has been with the Electrical Engineering Department, Federal University of Campina Grande, Campina Grande, where he is currently a Professor of electrical engineering. Dr. Jacobina is Fellow member of the Institute of Electrical and Electronics Engineers (IEEE) since 2013. His research interests include electrical drives, power electronics, and energy systems.

Eisenhawer de M. Fernandes was born in Campina Grande, Paraíba, Brazil, in 1981. He received the B.S., M.Sc. and Ph.D. degrees in electrical engineering from the Federal University of Campina Grande (UFCG), Campina Grande, Brazil, in 2004, 2006 and 2011, respectively. From September 2006 to April 2008, he was with the Department of Electrical Engineering of the Federal University of Vale do São Francisco (Univasf). Since May 2008, he is with the Department of Mechanical Engineering of the Federal University of Campina Grande (UFCG), Campina Grande, Brazil. In 2013, he was Visiting Professor at the Wempec research group of the University of Wisconsin-Madison, Madison, U.S.A., working on project of self-sensing control of permanent-magnet synchronous motors (PMSM). Dr. Fernandes is member of SOBRAEP and SBA societies since 2012. His research interests include electrical drives, power electronics and control systems.

Alexandre C. Oliveira was born in Fortaleza, Brazil, in 1970. He received the B.S., M.Sc., and Ph.D. degrees in electrical engineering from the Federal University of Paraíba, Campina Grande, Brazil, in 1993, 1995, and 2003, respectively. From 1996 to 2004, he has been a faculty member with the Department of Electrical Engineering, Centro Federal de Educação Tecnológica of Maranhão, Brazil. Since November 2004, he has been with the Department of Electrical Engineering, Federal University of Campina Grande, Campina Grande, where he is currently an Associate Professor of electrical engineering. His research interests include electrical drives, power electronics, and control systems.

Rafael R. Matias was born in Campina Grande, Brazil, in 1982. He received the B.S. degree in electrical engineering from Federal University of Paraíba, in 2005, M.Sc. and Ph.D. degrees in electrical engineering from the Federal University of Campina Grande in 2007 and 2012, respectively. Since January 2010, he has been with the Coordination of Electrical Engineering, Federal University of Piauí, Teresina, where he is now Professor of Electrical Engineering Course. His research interests include industrial electronics and electrical drives.

Dalton F. G. Filho was born in Corrente, Piauí, Brazil, in 1980. He received the B.S. and M.Sc. degree in Electrical Engineering from Federal University of Campina Grande(UFCG), Campina Grande, Paraíba, Brazil, in 2007, and 2012, respectively. The B.S. was in cooperation with the National Polytechnic Institute of Grenoble - INPG/France.

Since 2008 he works in São Francisco's Hydroelectric Company - CHESF, Recife, Brazil with planning and designing of systems for power transmission in high and extra high voltage. His research interests include power electronics, transmission systems and FACTS.

Otacilio M. Almeida received the B.S. degree in Electrical Engineering from the Federal University of Ceara, Fortaleza, ´ Brazil in 1987, the M.Sc. degree in Electrical Engineering from the State University of Campinas, Campinas, Brazil in 1998, and the Ph.D. degree in Electrical Engineering from the Federal University of Santa Catarina, Florianópolis, Brazil in 2005. He has been a professor with the Federal University of Ceará since 1991. His research areas are electric machinery, electrical machine drives, advanced control techniques for electromechanical systems, and nonlinear systems.

Patryckson M. Santos was born in São Luís, Brazil, in 1981. He received the B.S. degree in industrial electrical engineering from Federal Center of Technological Education of Maranhão, São Luís, Brazil, in 2004, and M.Sc. degree from Federal University of Campina Grande, Campina Grande, Brazil, in 2006. From 2006 to 2007, he was with the Department of Electrical Engineering of the Federal University of Vale do São Francisco (Univasf). Since 2007, he was been with the Electrical Engineering Department, Federal University of Maranhão, São Luís, where he is currently a Professor of electrical engineering. His research interest include electrical and machines drives, power electronics, energy systems, industrial automation and intelligent systems.