

STATE SPACE DECOUPLING CONTROL DESIGN METHODOLOGY FOR SWITCHING CONVERTERS

Evandro de C. Gomes¹, Luiz A. de S. Ribeiro², João V. M. Caracas², Sebastian Y. C. Catunda³, and Robert D. Lorenz⁴

¹Instituto Federal de Educação, Ciência e Tecnologia do Maranhão
Av. Getúlio Vargas no. 4, Monte Castelo, 65020-000, São Luís - Ma, Brazil

²Institute of Electrical Energy /Federal University of Maranhão
Av. dos Portugueses, s/n, Campus Universitário do Bacanga, 65080-040, São Luís - Ma, Brazil

³Universidade Federal do Rio Grande do Norte, Departamento de Engenharia de Computação e Automação.
Campus Universitário, Lagoa Nova, 59072-970 - Natal, RN – Brasil

⁴University of Wisconsin - Madison, WEMPEC, 1513 University Ave, Madison, WI 53706
e-mail: luiz_ribeiro@dee.ufma.br

Abstract – This paper derives an approach for analyzing dc-dc converters for feedback control design. The control-to-output voltage transfer function of the converters, usually predicted by averaging models, and the classical feedback control techniques is replaced by the state space average block diagram analysis. These state block diagrams are obtained from state space averaging matrixes of the converters combined with their continuous conduction mode differential equations. This decoupling technique yields first order control transfer functions allowing easier synthesis of controllers. The disturbance rejection properties of the controller are analyzed and improved by disturbance input decoupling. The technique is applied to the design of buck converters controllers, and the simulation and experimental results demonstrate good transient response when compared to classical voltage controllers. The structure is easy to implement with relevant applications in integrated circuit manufacturing and general industrial environments.

Keywords - DC-DC Converter, State Space Control, Voltage Regulators, Disturbance Input Decoupling.

I. INTRODUCTION

DC-DC converters with pulse width modulation are time varying, non-linear circuits that are usually modeled by small-signal averaging models. The state-space representation combined with the average technique results in the state-space averaging modeling [1]. The advantage of this approach is the inclusion of LC output filter in modeling process. The *PWM Switch* is a methodology similar to linear amplifier circuit that the basic idea is modeling only the switching elements of the power stage to obtain an equivalent circuit of these elements called the *PWM Switch Model* [2]. These models were developed for continuous and discontinuous conduction operation, and the continuous conduction mode (CCM) model is often used for control design.

After having formed the small signal representation of the power stage [3], the feedback controller that regulate the output voltage can be designed to attain the following

objectives: zero steady state error, fast response to changes in the input voltage and the output load, low overshoot, and noise immunity.

Voltage mode control and current mode control are two traditional control techniques [4],[5]. The transient response of voltage mode control exhibits good noise immunity. However, its dynamic behavior is governed by complex poles. Current mode control improves the transient response characteristics by feeding back the inductor current. Two types of control have been established: 1) Peak current mode control that is popular and has been used for decades; 2) average current-mode control. The drawbacks of the former are its inherent instability when the duty ratio is greater than one half and the need for a stabilizing ramp to overcome the problem. The advantages of average current-mode control are the ability to control the average inductor current, the improvement of noise immunity, the lack of need for an additional stability ramp circuit [7]. Both peak current-mode control and average current-mode control structures are more difficult and expensive to implement compared to voltage mode control. In addition, the classical definition of bandwidth is not clear in the design of these controllers [7], [8].

The averaging models predict a control-to-output voltage transfer function with a complex pole pair (resonance) whose analysis for design of a suitable controller become a challenge based on a trial-and-error procedure. The k-factor is a simple and effective method for dealing with plants having complex dynamic behavior. It is a mathematical tool that eliminates the trial-and-error process to tune the controller as is normally done in classical controllers designed with the root locus method. To use this method, stability criteria must be reviewed since the concepts of phase boost and bandwidth are treated as fundamental variables to obtain stability [9].

Mixed voltage-current mode control has already been developed and it has given better control performance than the standard PI voltage control approaches. It was shown in [10],[11] that using a state block diagram to represent the dynamic behavior of a system, one can readily identify how the state variables are cross-coupled and how it is possible to decouple, i.e. cancel the effects of these variables on each other. Such state space decoupling controllers become easier to synthesize and they can be completely designed based on

controller and digital adaptive control techniques [17],[18] were proposed for reducing settling times and improving fast step-load transient responses, however they are still limited by their complexity, by the A/D converters speeds and conversions times. For these reasons they are beyond the scope of this paper.

The subject of this paper is propose a systematic state space decoupling control structure, with easy implementation, moderate cost and satisfactory dynamic responses, based on bandwidth. The technique proposed herein describes the behavior of the converter by its block diagram, presenting how the states are cross-coupled instead of the complexity of its transfer function. Based on this presentation a state decoupling is arranged so that the systems poles can assume positions where the controller synthesis is not difficult to be realized. To design the controllers, a state block diagram of the converters was derived. In [18], [19] the authors showed the basic principles of the proposed technique applied to buck converters, and a comparison to the classical k-factor approach showed a faster transient response with lower overshoot and no oscillation. In this paper the proposed technique is applied to the buck converter operating in continuous and discontinuous conduction modes, and the disturbance rejection properties are analyzed. It is also shown how the disturbance rejection improved by using disturbance input decoupling.

The main contribution of this paper are: i) derive the block diagram of basic DC-DC converters, and understand how the states are coupled; ii) use the block diagram to perform state space decoupling; iii) design controllers based on simple analytic expressions for decoupled systems that behaves as first order systems; iv) decoupled the output disturbance to have a system with better disturbance rejection properties.

II. SMALL SIGNAL ANALYSIS OF BASIC SECOND ORDER DC-DC CONVERTERS

The buck converter power stage with pulse width modulator is depicted in Figure 1. During normal operation, the switch Q is repeatedly switched on and off with the on and off times governed by the control circuit. This switch action causes a train of pulses at point A which is filtered by the LC output filter to produce a dc output voltage. R_C and L are parasitic elements representing the equivalent series resistances (ESR) of the capacitor and inductor, respectively.




Fig. 1. Buck converter power stage schematic

The duration of the ON and OFF states in continuous conduction mode (CCM) is given by (1) and (2), where D is the duty cycle set by the control circuit, and T_s is the time of one complete switch cycle.

$$T_{off} = (1 - D)T_s \quad (2)$$

Applying the principles of steady-state converter analysis [4] and assuming that switch, diode and inductor resistance voltage drops are small enough to be ignored, the voltage conversion relationship for output voltage V_O can be determined by (3), where V_{IN} is the input voltage of the buck converter.

$$V_O = DV_{IN} \quad (3)$$

The steps to do small signal analysis of the system for small changes around the dc steady state operating point to obtain the buck converter transfer function using state-space averaging approach are detailed in [3]. These steps are summarized as:

- State-variable description for each circuit state;
- Averaging the state-variable description using the duty ratio;
- Introducing small ac perturbations and separation into ac and dc components;
- Determination of the operating point and transfer function.

Utilizing the four steps above, the control-to-output voltage transfer function of the buck converter can be obtained and expressed by (4).

$$G_{PS}(s) = \frac{\tilde{v}_o}{\tilde{d}} = V_{IN} \cdot \frac{R}{R + R_L} \cdot \frac{1 + sR_C C}{\alpha s^2 + \beta s + 1} \quad (4)$$

where:

$$\alpha = LC \frac{R + R_C}{R + R_L} \text{ and } \beta = C \left(R_C + \frac{RR_L}{R + R_L} \right) + \frac{L}{R + R_L}$$

Repeating the previous steps for boost and buck-boost converters, one obtains the control-to-output voltage transfer functions presented in Table I.

TABLE I
Control-to-output voltage transfer functions of (a) boost and (b) buck-boost Converters.

$$G_{PS}(s) = \frac{V_{IN}}{(1 - D)^2} \frac{\left(1 - \frac{L_e}{R} s\right) (1 + R_C C s)}{L_e C \left[s^2 + \left(\frac{R_C}{L_e(1 - D)} + \frac{1}{RC} \right) s + \frac{1}{L_e C} \right]} \quad (A)$$

$$G_{PS}(s) = \frac{V_{IN}}{(1 - D)^2} \frac{\left(1 - \frac{DL_e}{R} s\right) (1 + R_C C s)}{L_e C \left[s^2 + \left(\frac{R_C}{L_e(1 - D)} + \frac{1}{RC} \right) s + \frac{1}{L_e C} \right]} \quad (B)$$

where $L_e = \frac{L}{(1 - D)^2}$.

The general approach to design a voltage regulator for dc converters is to define the compensator necessary to obtain the desired phase margin and crossover frequency for the closed loop system. This design is based on the transfer functions of the converters, and, in general, results in compensators with second or third order transfer functions. One of the classical tools used to design voltage regulator

III. STATE SPACE DESIGN USING DECOUPLING

Another way to design a regulator for a system is to analyze its state space block diagram instead of its transfer function. The state space block diagram shows explicitly how the state variables are cross-coupled, and this is important when designing a controller exploiting the physical features of the system.

A. State Block Diagrams of Basic 2nd Order Converters

To obtain the average model, state block diagram of a buck converter, one uses the state space average matrixes for each state (on and off) of the power switch in CCM [13]. The differential equations written from these matrixes, including small variations of the load, are given by (5), (6) and (7).

$$L \frac{d\tilde{i}_L}{dt} = -R_1 \tilde{i}_L - G_1 \tilde{v}_C + \tilde{d}V_{IN} - R_2 \tilde{i}_o \quad (5)$$

$$C \frac{d\tilde{v}_C}{dt} = G_1 \tilde{i}_L - \frac{1}{R_3} \tilde{v}_C + G_1 \tilde{i}_o \quad (6)$$

$$\tilde{v}_o = R_2 \tilde{i}_L + G_1 \tilde{v}_C + R_2 \tilde{i}_o \quad (7)$$

Where \tilde{i}_L , \tilde{i}_o represent small variations around the operating point of the inductor current, and load/output current (disturbance), respectively; \tilde{v}_C , \tilde{v}_o represent small variations around the operating point of the capacitor voltage, and output voltage, respectively. The parameters and gains are defined in Table II.

TABLE II

Parameters of the Buck Average Model, State Space Block diagram

$R_1 = \frac{RR_C + RR_L + R_C R_L}{R + R_C} \cong R_C + R_L$	$G_1 = \frac{R}{R + R_C} \cong 1$
$R_2 = \frac{RR_C}{R + R_C} \cong R_C$	$R_3 = R + R_C \cong R$

Using (5) – (7) the buck average state block diagram, including the load current disturbance represented by \tilde{i}_o , can be depicted as shown in Figure 2. It must be noted that \tilde{i}_o is included to aid in the analysis of the disturbance rejection. For the design of the regulator, it is set to zero.




Fig. 2. Average model, state space block diagram of buck converter, including disturbance.

Using the same procedure, and defining the parameters and gains showed in Table III, the average model, state space block diagrams of boost and buck-boost converters can be

a block with the duty cycle D must be placed before the input, as shown in Figure 3.

The same procedure can be used to derive the state space block diagram of any converter. For example, the state space block diagram of the forward converter is similar to that depicted in Figure 2, except that the turns ratio of the transformer μ must be included.

TABLE III

Parameters of the Boost Average Model, State Space Block Diagrams

$G_2 = \frac{R[R(1-D) + R_C]}{RR_L + R_L R_C + RR_C(1-D) + R^2(1-D)^2}$	
$G_3 = \frac{R}{R + R_C} (1-D)$	$R_4 = R_L + \frac{RR_C}{R + R_C} (1-D)$
$R_5 = \frac{RR_C}{R + R_C} (1-D)$	$R_6 = R(1-D) + R_C$




Fig. 3. Average model, state space block diagram of boost converter.

B. State Space Decoupling

State space decoupling is a technique that uses state space feedback to decouple the cross-coupling among state variables, resulting, in general, systems with better dynamic properties [9],[10],[13]. It will be used in this paper in the design of controllers for dc-dc converters.

As an example, by analyzing the state space block diagram of the buck converter (see Figure 2) it is clear that the capacitor voltage and inductor current states are cross-coupled. If it were possible to measure the capacitor voltage, this cross-coupling could be eliminated. However, it is impossible to exactly decouple it because the only variable that can be measured is the output voltage, instead of the true capacitor voltage. Applying a positive feedback as depicted in Figure 4, it is still possible to decouple, i.e. cancel the cross-coupling between the voltage and current states. For the purpose of controller design and cross-coupling decoupling the output load variation \tilde{i}_o is removed from the block diagram shown in Figure 4. In this figure \hat{V}_{IN} represents the estimated value of the input voltage. For analog controller as the one presented in this paper this value will be the nominal value of the input voltage, and it will never change even if the voltage changes. For discrete-time controllers this value can be updated based on the measured value output voltage at the duty cycle.

The block diagram of Figure 4 can be redrawn as shown in Figure 5 to explicitly demonstrate the effect of non-ideal cross-coupling decoupling. The inductor current state feedback is a combination of two equivalent resistances. (8)

In this case there is a perfect decoupling. Furthermore, the cross-coupling decoupling is completely independent of the capacitor ESR (R_C).




Fig. 4. Average state space block diagram of buck converter showing state space decoupling.

$$R_1 - R_2 \frac{V_{IN}}{\hat{V}_{IN}} = \frac{RR_C + RR_L + R_C R_L}{R + R_C} - \frac{RR_C}{R + R_C} \frac{V_{IN}}{\hat{V}_{IN}} \cong R_L \quad (8)$$

$$1 - \frac{V_{IN}}{\hat{V}_{IN}} \cong 0 \quad (9)$$




Fig. 5. Equivalent state space block diagram of buck converter after state space decoupling.

After ideal decoupling the system state space block diagram can be depicted as shown in Figure 6. The system poles, initially complex, move to the real axis, located at $p_1 = -\frac{R_L}{L}$ and $p_2 = -\frac{1}{CR_3}$. In general, R_L (equivalent series resistance of the inductor) is a small value (parasitic element), and the dominant pole (p_1), related to the inductor current, moved to a position closer to the origin of the complex plane. This is because of the link between \tilde{i}_L and \tilde{v}_o through the resistor R_2 . This is an interesting feature of doing the decoupling by using the output voltage, and emphasizes the potential use of a simple proportional controller for current, especially for the cases where $R_L \cong 0$. Furthermore, the current and voltage states can be analyzed independently.




Fig. 6. Average block diagram of the buck converter with exact state space decoupling.

It is important to notice that even with the state space decoupling of Figure 6, the use of just a PI regulator for the output voltage loop does not improve the performance of the closed loop system. In general, a PI regulator for the output voltage control results in complex closed loop poles. To

whose bandwidth is much larger (at least one decade) than the voltage one, the system bandwidth could be located wherever desired by defining the voltage outer loop bandwidth since the current regulator block could be considered approximately ideal.

C. State Space Controller Serial Tuning

Because it is possible to analyze each state independently (after decoupling the cross-coupling), the block diagram used to tune the inner current controller loop is shown in Figure 7. As noted earlier, a P regulator can be used for this state. In this case, $G_c(s) = K_{pc}$. By defining this controller bandwidth as B_{wc} (Hz), the gain K_{pc} can be calculated using (10).




Fig. 7. Block diagram used to tune the current loop.

$$K_{pc} = \frac{2\pi B_{wc} \hat{L} - \hat{R}_L}{\hat{V}_{IN}} \quad (10)$$

The current loop transfer function is given by (11). The steady state error (e_{ss}) for dc values ($s = 0$) is shown in (12). For sufficient high bandwidth the effect of output voltage (2^{nd} term of 11 and 12) in the current control is practically negligible, even with non-ideal cross-coupling decoupling. This emphasizes that it is not necessary to exactly decouple the states. For ideal cross-coupling decoupling the output voltage has no influence on the current loop.

$$\tilde{i}_L = \frac{K_{pc} V_{IN}}{Ls + (R_L + K_{pc} V_{IN})} \tilde{i}_L^* - \frac{G_1(1 - V_{IN}/\hat{V}_{IN})}{Ls + (R_L + K_{pc} V_{IN})} \tilde{v}_o \quad (11)$$

$$e_{ss} = \frac{R_L}{(R_L + K_{pc} V_{IN})} \tilde{i}_L^* + \frac{G_1(1 - V_{IN}/\hat{V}_{IN})}{(R_L + K_{pc} V_{IN})} \tilde{v}_o \quad (12)$$

When the current inner loop is tuned for much higher bandwidth than the voltage outer loop, its dynamics are nearly independent of the voltage loop, making it possible to tune the voltage loop using the simplified state block diagram shown in Figure 8. The current loop is approximated by a unity gain, and a PI voltage controller is used.




Fig. 8. Block diagram used for serial tuning of the voltage loop.

To design the voltage regulator, the PI controller zero (K_{iv}/K_{pv}) must be selected. One commonly used approach is to cancel the plant pole, in this case p_2 . Using this choice

$$K_{pv} = \frac{2\pi B_{vv}}{\bar{G}_1^2/C - R_2 p_2 - 2\pi B_{vv} R_2} \quad (13)$$

$$K_{iv} = -K_{pv} p_2 \quad (14)$$

IV. DISTURBANCE REJECTION PROPERTIES

One way to analyze the disturbance rejection properties of converter is to plot the magnitude of the output admittance frequency response, $|\tilde{i}_o/\tilde{v}_o|$. This frequency response is normally called dynamic stiffness [11-16]. From Figure 2, the dynamic stiffness for the average operating point model of the buck converter is described by (16). It is desired for a system to have infinite dynamic stiffness (DS), in other words the system completely reject any load variation. In general this is true at high frequencies since most of the physical systems do not respond to fast disturbance variations. For the case of the buck converter the dynamic at high frequencies is a combination of the load level represented by the load resistor R and the ESR of the capacitor (R_c) . Specifically its value tends toward $(R + c)/(RR_c) \cong 1/R_c$, and will be infinite only if $R_c = 0$. At low frequencies the DS tends toward $(R + R_L)/(RR_L) \cong 1/R_L$. For the converter parameters and operating point shown in Table IV, the DS is plotted in Figure 10. In order to reject any low frequency disturbance, the regulator must be designed in order to improve the DS in the low frequency region.

$$\frac{\tilde{i}_o}{\tilde{v}_o} = \frac{LC(R+R_c)s^2 + [L+RC(R_c+R_L)+CR_cR_L]s + R+R_L}{LCRR_c s^2 + (LR+RCR_cR_L)s + RR_L} \quad (16)$$

In order to verify the effect of the regulators on the DS of the buck converter the regulators were designed with the inner current loop bandwidth set to 10 kHz, and the outer voltage loop bandwidth set to 1 kHz. The result is plotted in Figure 11 along with other controllers for comparison. The improvement in the DS at low frequency is evident (curve buck + regulators) and is infinite at zero frequency.




Fig. 9. Dynamic stiffness of buck converter showing the influence of the ESR of the capacitor (R_c).

input decoupling (DID) [13-16]. Disturbance input decoupling simply uses the fact that if a disturbance input can be measured or estimated, then it is generally possible to decouple (null) that effective input before errors in the controlled states occur. This improves the dynamic stiffness without any need to increase the state feedback gains. This idea can be better understood by looking at the generic block diagram of Figure 11. This figure illustrates a generic plant with a disturbance, and a controller. If the disturbance can be measured, it can be decoupled as illustrated in the same figure (blue lines and blocks). The block that represents the disturbance decoupling is $G_{DID}(s)$. And for this generic plant with a controller $G_c(s)$, the transfer function that performs the exact decoupling is given by (15).




Fig. 10. Dynamic stiffness of buck converter with controllers.




Fig. 11. Generic plant with DID implemented.

$$G_{DID}(s) = G_c(s)^{-1} G_{p1}(s)^{-1} \quad (15)$$

For the case of the buck converter, if it is economically feasible to measure the load current then with a high bandwidth current loop, its variation (disturbance input) can readily be decoupled, i.e. achieving DID. In general, the load current is measured in converters in order to protect against short circuit. Figure 12 shows one form to implement load current disturbance decoupling. In this case, it is necessary to measure the load current variation around the operating point. The DID is implemented using the load current variation as an additional input to the current regulator. Because the current regulator bandwidth is very fast, in this case its dynamic was ignored in the DID implementation. As a result the transfer function that represents the DID is just the gain G_I . So the system will be able to reject load disturbances up to the current regulator bandwidth. The DID of the converter with the regulators and DID is also presented

frequency range up to the current regulator bandwidth.




Fig. 12. Block diagram of buck converter with state space decoupling, current and voltage regulators and DID.

V. SIMULATION RESULTS

In order to evaluate the performance of the state space controller proposed in this paper, a set of simulation experiments were carried out using the buck converter with the parameters and specifications showed in Table IV. The cross-coupling decoupling shown in Figure 4 was done using the rated input voltage of 12 V. Several situations were simulated: 1) influence of non-ideal decoupling; 2) input voltage variation; 3) load current variation.

TABLE IV

Parameters of the Buck Converter Used in The Simulation

Output voltage (v_o):	5 V
Ripple in v_o (Δv_o):	50 mV (1 %)
Input voltage (V_{IN}):	9 V $\leq V_{IN} \leq$ 15 V
Ripple in i_L (Δi_L):	20 %
Rated output current (i_o):	2 A
Switching frequency (f_s):	50 kHz
Output Capacitor (C)	188 μ F
Output Capacitor ESR (R_C):	72 m Ω
Inductor (L):	150 μ H
Inductor ESR (R_L):	85 m Ω

It was shown in (11) that the cross-coupling decoupling is a function of the estimated input voltage. Figure 13 shows the dominant closed loop eigenvalue migration as a function of \hat{V}_{IN} . As shown in (11) the fastest eigenvalue, related to the current loop dynamic, is not a function of \hat{V}_{IN} , and it is not shown in Figure 13. For this figure the variation range was $0.2V_{IN} \leq \hat{V}_{IN} \leq 1.4V_{IN}$. The arrows show the direction of migration as \hat{V}_{IN} decreases. One can be observed that values of \hat{V}_{IN} much smaller than the rated value (for this converter $V_{IN} \leq 0.3V_{IN}$), the system poles tend to be complex. For values of \hat{V}_{IN} higher than the rated value the system poles remain in the real axis but moves toward the origin increasing the system bandwidth with respect to the designed one.

Another way to analyze the influence of non-ideal

as a function of V_{IN} using the same variation range as shown in Figure 13. For values of $\hat{V}_{IN} < V_{IN}$ the system tends to be more under damped. Increasing the value of \hat{V}_{IN} with respect to V_{IN} , this increase has the effect of adding active damping to the system, and decreases the system bandwidth. As a result the system disturbance rejection will be worse for high values of \hat{V}_{IN} . Even though it is not shown, the effect of non-ideal decoupling will be more significant than the result presented in Figure 13 and Figure 14 for smaller current loop bandwidths.




Fig. 13. Eigenvalue migration as a function of the estimated value of input voltage.




Fig. 14. Frequency response of the closed loop system as a function of \hat{V}_{IN} .

Figure 15 shows the results for a step change in the input voltage. The step amplitude variation was $\Delta V_{IN} = -25\%$ (1 V \rightarrow 9 V) at $t = 8$ ms, $\Delta V_{IN} = +25\%$ (9 V \rightarrow 12 V) at $t = 16$ ms. The state space controller is practically insensitive to input voltage variations, despite the fact that the cross-coupling decoupling was done using the rated input voltage. This voltage is not measured, and therefore it cannot be dynamically updated in the analog circuitry used for the decoupling. The settling time $t_s = 0$ because the voltage change was smaller than 2 % of the final value.

Figure 16 shows the results for a step change in the load. The step amplitude variation was $\Delta i_o = +50\%$ (1 A \rightarrow 2 A) at $t = 2.5$ ms. Actually, another resistor was switched on in parallel to the load resistor R, and the equivalent output resistor value was decreased to half of its original value. Because the load current is a function of the output voltage the load variation was not exactly a step variation. Instead the variation is similar to those observed in the output

voltage and current variations with (regulators + DID) and without DID. As expected the settling time $t_s = 800 \mu s$ when DID is not implemented. However, it is clear the improvement in the disturbance rejection when DID is implemented. The output voltage is almost insensitive to the load variation. The $t_s = 0$ because the voltage change was smaller than 2 % of the final value.




Fig. 15. Response to a step change in the input voltage ($\Delta V_{IN} = \pm 25\%$).

The simulation results showed that the proposed state space controller has the expected behavior. Because the current and voltage states were decoupled, it was possible to design the two loops to nearly independently control each state. A proportional controller was used for the inner current loop, and a PI controller for the voltage outer loop. The combination results in the system possessing dominant 1st order dynamics. Furthermore, the dynamic stiffness of the system is improved when DID is implemented.




Fig. 16. Response to a step change in the load current ($\Delta i_o = \pm 50\%$).

VI. EXPERIMENTAL RESULTS

The experimental results were carried out using a prototype with similar parameters to those used in the simulation. Except for the parasitic elements of the inductor, capacitor, MOSFET, and diode, the fundamental parameters were the same. However, the measured ESR of the inductor and capacitor, at 20 kHz, were the same as those presented in Table IV ($R_L = 85 m\Omega$ and $R_C = 72 m\Omega$). The LCR meter used for the measurements operates at specific frequencies, and 20 kHz was the closest to the switching frequency used in the circuit. Three tests were performed: 1) startup; 2) input voltage variation; 3) load variation with and without DID.

current measurements are based on a Hall effect sensor whose outputs are represented in Figure 17 by v_i for the inductor current, and v_{i0} for the output current variations. The components used in the experimental setup are presented in Table V.

TABLE V
Parameters of the Experimental Setup

Operational amplifiers	OPA2132
Differential amplifiers	INA128
SCHOTTKY diode	MBD360
MOSFET	IRF540
Inductor	Murata 1415440C
Hall effect sensors	LA100-P

The measured voltage is represented by v_o and the reference voltage by v_o^* . The current loop bandwidth was set to 10 kHz, and the voltage loop bandwidth was set to 1 kHz. Using these bandwidths and the circuit components presented in Table IV, the controller parameters were calculated and are shown in Table VI. The resistors R_1 , R_{11} and R_{16} are selected to reduce the effects of input bias current of the op-amps.




Fig. 17. State Space controller with cross-coupling decoupling.

Figure 18 shows the experimental results during startup of the buck converter. The figure shows the reference voltage (CH4) and the output voltage (CH1). The first conclusion is that the behavior is similar to the simulation results, and the settling time was $t_s \approx 320 \mu s$.

TABLE VI
Parameters of the State Space Controller

$R_1 = R_2 = R_3 = R_4 = 40.2 k\Omega$	$R_5 = R_7 = 27 k\Omega$
$R_6 = 680 k\Omega$; $R_8 = 604 k\Omega$	$R_9 = R_{13} = 41.2 k\Omega$
$R_{10} = R_{12} = R_{15} = 100 k\Omega$	$R_{11} = R_{16} = 9.3 k\Omega$
$R_{14} = 68,1 k\Omega$	$C_1 = 20 nF$




Figure 19 shows the experimental results for a 100% step change in the load current. The load variation was implemented by switching another resistor in parallel with the load. Both figures present the output voltage (CH1) and output current variation around the operating point (CH3).

Figure 19a shows the behavior of the state space controller without DID, and Figure 19b shows the results with DID implemented. The behavior of both cases is similar to that of the simulation results, the state space controller with DID having significantly better disturbance rejection properties. The output voltage variation was approximately -20% with a settling time of $t_s \cong 900 \mu s$ for the state space controller without DID (Figure 19a), and approximately -8% with a settling time of $t_s \cong 500 \mu s$ when DID was implemented (Figure 19b). As predicted in the simulation results, the load current variation is not exactly a step change because it is a function of the output voltage. Since the output voltage variation is more significant when DID is not implemented, the load variation in this case (Figure 19a) is initially smaller than the case where DID was implemented. However, even with an initially bigger load variation the controller response with DID presents better disturbance rejection properties.




Fig. 19. Response to a step change in the load current ($\Delta I_o = +100\%$): (a) controller without DID; (b) controller with DID. CH1 – output voltage; CH3 – output current variation.

The third test was a step change in the input voltage. Figure 20 shows experimental results for this case. The figure presents the output voltage (CH1) and input voltage (CH2). The noise shown in the input voltage is due to removal of the input filter of the converter. This was necessary to experimentally implement the step change in the input voltage. Otherwise this type of variation would not be possible. The step amplitude variation was $\Delta V_{IN} = +25\%$ ($12 V \rightarrow 15 V$). Similar to the simulation results, the state

space controller is almost insensitive to input voltage variations.




Fig. 20. Response to a step change in the input voltage ($\Delta V_{IN} = +25\%$ CH1 – output voltage; CH2 – input voltage).

VII. CONCLUSION

In this paper, a state space decoupling control technique for dc-dc converters was presented. Using small signal analysis, the equations of the converters were obtained. With the state space average differential equations of the converter, the average model, state space block diagrams were developed. These block diagrams show, in a global manner, how the state variables (capacitor voltage and inductor current) are cross-coupled and how it is possible to decouple the interaction between states and thus simplify the design of robust converter controllers.

State space decoupling was applied to a buck converter resulting in a system with real poles. With these pole locations and the decoupled cross-coupling, the controller design for the voltage and current loops were shown to be nearly independent.

The dynamic stiffness of the converter was presented and DID was shown to be a systematic approach to improve it.

Simulation and experimental results showed that the state space controller response possessed good immunity to input voltage variation, a transient response with low overshoot and no oscillation during load variations.

The results suggest that the state space controller with cross-coupling decoupling, and DID can be applied to other converters as well.

ACKNOWLEDGEMENT

The authors would like to thank the financial support and motivation provided by the Federal University of Maranhão (UFMA), CNPq - Brazil, CP Eletrônica, and Texas Instruments.

REFERENCES

- [1] G.W.Wester and R.D.Middlebrooks, "Low-Frequency Characterization of switched Dc-Dc Converters", *IEEE Trans. on Aerospace Electronic Systems*, Vol. AES-9, pp. 376-385, May 1973.
- [2] V. Vorperian, "Simplified Analysis of PWM Converter Using the Model of the PWM Switch: Parts I and II" *IEEE Trans. on Aerospace Electronic Systems*, Vol. AES-26, pp.490-505, May 1990.

- [3] N. Mohan, T.M. Underland, W.P. Robbins, "Power Electronics: Converters, Applications and design, Third Edition", John Wiley, 2002.
- [4] L.H. Dixon, "Average current-mode control of switching power supplies", in *Unitrode Power Supply Design Seminar Handbook*, 1990.
- [5] R. Erickson, and D. Maksimovic, "Fundamentals of power electronics," Kluwer Academic Publishers, 2004.
- [6] R.B. Ridley, W.A. Tabisz, F. C. Lee, "A New Continuous-Time Model for Current-Mode Control", *Special Issue of the IEEE Transactions on Power Electronics on Modeling for Power Electronics Circuits and Systems*, vol 6, pp. 271-280, April, 1991.
- [7] B. Bryant, M.K.Kazimierczu, "Modeling the Closed-Current Loop of PWM Boost DC-DC Converters Operating in CCM with Peak Current-Mode Control," *IEEE Trans. on Circuits and Systems*, vol. 52, no. 11. pp. 2404-2412, 2005.
- [8] G. Gabriel, M. Pascual. E. Figueres, "Robust Average Current-Mode Control of Multimodule Parallel DC-DC PWM Converter Systems with Improved Dynamic Response," *IEEE Trans. on Industrial Electronics*, vol. 48, no. 5, pp. 995-1005, 2001.
- [9] H.D. Venable, "The k-factor: A mathematical Tool for Stability, Analysis and Synthesis", in *Proc. Of Powercon 10*, San Diego, CA, March 22-24, 1983.
- [10] R.D. Lorenz, D.B. Lawson. Performance of Feedforward Current Regulators for Field-Oriented Induction machine Controllers". *IEEE Trans. on Ind. Appl.*, vol. IA-23, no. 4, July/August 1987.
- [11] P.B. Schmidt and R.D. Lorenz, "Design Principles and Implementation of Acceleration Feedback to Improve Performance of DC Drives, *IEEE Trans. on Ind. Appl.*, May/June 1992, pp. 594-599.
- [12] R.D. Lorenz, T.A. Lipo and D.W. Novotny, "Motion Control with Induction Motors," *IEEE Proceedings Special Issue on Power Electronics and Motion Control*, August 1994, Vol 82, No. 8, pp. 1215-1240..
- [13] R.D. Lorenz, "New Drive Control Algorithms (State Control, Observers, Self-Sensing, Fuzzy Logic, and Neural Nets)", *Proc. of PCIM Conf.*, Las Vegas, NV, Sept. 3-6, 1996, pp. 275-289.
- [14] M.J. Ryan, W.E. Brumsickle, and R.D. Lorenz, "Control Topology Options for Single Phase UPS Inverters", *IEEE Trans. on Ind. Appl.*, vol 33, no.2, March/April 1997, pp.493-501.
- [15] R.D. Lorenz, "Modern Control of Drives", *Proceedings of Brazilian Power Electronics Conf., COBEP*, Dec 2-5, 1997, Belo Horizonte, Brazil, pp. 45-54.
- [16] R.D. Lorenz, "Advances in Electric Drive Control", *Proc. of IEEE International Electric Machines and Drives Conf.*, Seattle, WA, May 9-12, 1999, pp. 9-18.
- [17] L. Corradini, E. Orietti, P. Mattavelli and S. Saggini. "Digital Hysteretic Voltage-Mode Control for DC-DC Converters Based on Asynchronous Sampling". *IEEE Transaction on Power Electronics*, vol. 24, pp.201-211, 2009.
- [18] A. Babazadeh and D. Marksimovic. "Hybrid Digital *Transaction on Power Electronics*, vol. 24, pp.262638, 2009.
- [19] E.C. Gomes, L.A. de S. Ribeiro, J.V.M. Caracas, S. Catunda, and R.D. Lorenz. "State Space Decoupled Approach for Feedback Controller Design of Switch Converters," in *Proc. of IPEC 2010-Sapporo*.
- [20] E.C. Gomes, L.A. de S. Ribeiro, and S.Y.C. Catur. "State Space Control for Buck Converter Using Decoupled Block Diagram Approach", in *Proc. COBEP*, pp. 686 – 692, 2009.

BIOGRAPHIES

Evandro de C. Gomes was born in Batalha, PI, Brazil 1977. He received the M.Sc. degree in Electrical Engineering from the Federal University of Maranhão, Brazil, in 2000. From 1998 to 2001, he was electronics technician supervisor of Motorola Authorized Service Center and he was manager of MCEL Telecommunication Ltda, in São Luís, MA, Brazil. From 2002 to 2003 he was Professor at the National Service of Industrial Learning – SENAI, in São Luís, MA, Brazil. Since 2004, he has been Professor at the Federal Institute of Maranhão, where he is currently head of electrical electronics department. His main areas of interest include microelectronics, instrumentation and power electronics applied to renewable energy sources. Since 2009, he is a member of IEEE Power Electronics Society, IEEE Circuits & Systems Society and IEEE Communications Society.

Luiz A. de S. Ribeiro was born in São Luís, MA, Brazil 1967. He received the M.Sc. and Ph.D. degrees in electrical engineering from the Federal University of Paraíba, Campina Grande, Brazil, in 1995 and 1998, respectively. From 2004 to 2006, he was a Visiting Researcher at University of Wisconsin, Madison, working in sensor control of permanent magnet synchronous machines. Since 2008, he has been an Associate Professor at the Federal University of Maranhão, São Luís, MA, Brazil. His main areas of interest include electric machine and electric drive power electronics, and power systems using renewable energy sources.

João V. M. Caracas was born in São Luís, Brazil, in 1975. He received the B.S. degree in electrical engineering from the Federal University of Maranhão, Brazil in 2010, where he is currently working toward the M.S. degree. His research interests are focused on the development of power converters for renewable energy systems. His major interests are in power connected converters.

Sebastian Y. C. Catunda was born in João Pessoa, Brazil in 1971. He received the B.Sc. and M.Sc. degrees in Electrical Engineering from the Federal University of Paraíba (UFPB), Campina Grande, Brazil, in 1993 and 1995 respectively, and the Ph.D. degree in Electrical Engineering from a joint doctoral program at UFPB and Ecole Nationale Supérieure des Télécommunications, Paris, France, in 2000.

Brazil. Since March 2010 he has been an Associate professor at Federal University of Rio Grande do Norte. His research interests include electronic instrumentation and sensors, embedded systems, control systems, and mixed-signal microelectronic circuits.

Robert D. Lorenz received the B.S., M.S., and Ph.D. degrees from the University of Wisconsin, Madison, and the M.B.A. degree from the University of Rochester, Rochester, NY. He conducted his Master thesis research in adaptive control of machine tools at the Technical University of Aachen, Aachen, Germany, from 1969 to 1970.

Since 1984, he has been a member of the faculty of the University of Wisconsin, Madison, where he is the Mead Witter Foundation Consolidated Papers Professor of Controls Engineering in the Department of Mechanical Engineering. He is Codirector of the Wisconsin Electric Machines and Power Electronics Consortium, which celebrated its 28th anniversary in 2009. It is the largest industrial research consortium on motor drives and power electronics in the world. From 1972 to 1982, he was a Member of the Research Staff with the Gleason Works, Rochester, NY, working principally on high-performance drives and synchronized motion control. He was a Visiting Research Professor with the Electrical Drives Group of the Catholic University of Leuven, Belgium, in the summer of 1989 and with the Power Electronics and Electrical Drives Institute of the Technical University of Aachen, Germany, in the summers of 1987, 1991, 1995, 1997, and 1999, and was the SEW Eurodrive Guest Professor from September 1, 2000 to July 7, 2001. His current research interests include sensorless electromagnetic motor/actuator technologies, power electronic device junction temperature estimation and real-time control, fast signal processing and estimation techniques, precision multiaxis motion control, and ac/dc drive and high-precision machine control technologies. He has authored over 200 published technical papers and is the holder of 23 patents with three more pending.

Dr. Lorenz is a Registered Professional Engineer in the States of New York and Wisconsin. He is also a member of the American Society of Mechanical Engineers, Instrument Society of America, and The International Society for Optical Engineers. He was IEEE Division II Director for 2005/2006, was the IEEE Industry Applications Society (IAS) President for 2001, a Distinguished Lecturer of the IEEE IAS for 2000/2001, past Chair of the IAS Awards Department, past Chairman of the IAS Industrial Drives Committee, and is a member of the IAS Industrial Drives, Electric Machines, Industrial Power Converter, and Industrial Automation and Control Committees. He is immediate past Chair of the Periodicals Committee and current Chair of the Periodicals Review Committee for the IEEE Technical Activities Board. He is a member of the IEEE Sensors Council AdCom. He is a long-time member of the EPE International Steering Committee and, in 2006, he received the EPE PEMC Outstanding Achievement Award. He has won 22 prize paper awards. He was awarded the 2003 IEEE IAS Outstanding Achievement Award, which honors his