

AC-TO-AC CONVERTERS WITH HIGH INPUT POWER FACTOR AND VARIABLE OUTPUT FREQUENCY WITHOUT ANY FEEDBACK CONTROL

Euzeli C. dos Santos Jr., Aluísio A. M. Bento, Edison R. C. da Silva, Cursino B. Jacobina
 Laboratório de Eletrônica Industrial e Acionamento de Máquinas
 Departamento de Engenharia Elétrica, Universidade Federal de Campina Grande
 Caixa Postal 10105; 58109-970 Campina Grande, PB; Brasil
 Fax: ++55(83)3310-1015; Fone: +55(83)3310-1136
 e-mail: [euzeli,aluísio,edison,jacobina]@dee.ufcg.edu.br

Abstract – The main goal of this paper is to propose three single-phase AC-to-AC converters based on the AC-DC Nabae converter. The proposed topologies improve input power factor and input current waveform without any complicated switching modulation, such as pulse width modulation, or feedback control. These topologies can operate with either variable output frequency in applications such as AC drive systems or fixed output frequency such as UPS (Uninterrupted Power Supply). The main characteristics of the proposed configurations are also presented. Experimental results verify the theoretical studies.

Keywords – Power factor control, AC-to-AC converter, Single-phase to single-phase converter.

I. INTRODUCTION

In many applications a single-phase input voltage source type feeds a single-phase load. Single-phase AC-to-AC conversion usually employs full-bridge topologies, which implies in eight power switches. In general, the use of a large number of power switches increases the cost and reduces the reliability of the power conversion system. Thus, the study of topologies with a reduced number of power switches constitutes an important topic in power electronics [1], [2], [3], [4], [5], [6], [7], [8], [9], [10].

The usual alternative to reduce the number of power switches is the converter with four power switches and a capacitor DC-link midpoint connection [11]. However, it has half voltage capability in comparison with the full-bridge eight switch converter. Other possibility for reducing the number of power switches is obtained via configurations in which the input and output converters are connected by a shared-leg [12]. All these configurations utilize a complicated control strategy for obtaining a high power factor and need measuring of the voltage and current.

On the other hand, the power factor correction based on the boost converter is the most popular technique to achieve unity power factor [13], [14], [15]. Its operation in Discontinuous – Inductor – Current Mode (DCM) is popular at low to moderate power level. The input current of this

converter automatically follows the sinusoidal line voltage so that, the current control loop can be removed, the whole




Fig. 1. AC-to-AC converters with independent output frequency and using Nabae's converter to provide power factor control: (a) Configuration $3L$, (b) Configuration $2L_c$ and (c) Configuration $2L_s$.

Manuscript received on May 4, 2006. First revision on June 22, 2006.
 Accepted by recommendation of the Editor Richard Magdalena Stephan.




Fig. 2. Nabae Converter.

TABLE I
Comparison between Nabae and Full-Bridge Converter


	Nabae	Full-Bridge
Switches	2	4
Diodes	4	0
Inductors	2	1
Voltage Sensor	0	1
Current Sensor	0	1
Feedback Control	no	yes

control loop being simplified. However, DCM boost PFC is seldom adopted in the industry for high power application.


The main goal of this paper is to propose three single-phase AC-to-AC converters based on AC-DC Nabae converter which improve input power factor and input current waveform without any complicated switching modulation such as pulse width modulation or a complicated feedback control [16]. The proposed topologies can operate with either variable output frequency in applications such as AC drive systems, or with fixed output frequency such as UPS.

A direct comparison between the Nabae and the Full-Bridge standard configurations is shown in Table I, in this table the power switches are considered with anti-parallel diodes. The capacitors C_1 and C_2 were not included in the comparison shown in Table I because their sizes are negligible ($C_1 = C_2 = 1\mu\text{F}$) and in this way it is no important for final price of the configurations.


Figure 1 shows the proposed configurations. The input of all proposed converters is composed of a full-bridge diode, a pair of capacitors, a pair of inductors and a pair of switching devices, while the output converter is composed by a two-leg full-bridge converter (Configuration $3L$), as in Figure 1(a), or a one-leg half-bridge converter (Configuration $2L_c$), as in Figure 1(b), or a two-leg shared-leg converter (Configuration $2L_s$), as in Figure 1(c). It is worth to mention that the configuration shown in Figure 1(c) has already been studied in a previous work [17], but with the limitation of fixed output frequency.




(a)



(b)



(c)



(d)

Fig. 3. Nabae converter modes of operation: (a) Mode 1, (b) Mode 2, (c) Mode 3, (d) Mode 4.




Fig. 4. (a) Pulse widths τ_a and τ_b . (b) Equivalence to the triangular carrier technique (hardware technique).

II. CHARACTERISTICS OF THE NABAE CONVERTER (INPUT CONVERTER SIDE)

A. Principle of operation

The input converter side (Nabae Converter) shown in Figure 2 consists of a diode bridge (D_1, D_2, D_3 and D_4), a pair of small capacitors (C_1, C_2), a pair of inductors (L_1, L_2) and a pair of IGBTs, each IGBT includes a flywheel diode. The two IGBTs are switched ON and switched OFF complementarily (duty cycle for each one is 50%, that is $D_1 = D_2 = 0.5$) at a constant frequency much higher than the source frequency. In the Nabae converter there are four modes of operation, as shown in the Figure 3.

In Mode 1 IGBT Q1 is switched ON and the current flows via $C_1 - D_1 - L_1 - Q_1$. Energy stores up in L_1 , while a discharge current of output capacitor C flows through output converter side. In Mode 2, Q_1 is switched OFF and Q_2 is switched ON at the same time. Then, the stored energy of L_1 is released to the output converter side and C via $D_{S2} - C_1 - D_1$, while L_2 stores energy by a current through $C_2 - Q_2 - D_2$. After all energy in L_1 is released, Mode 3 starts, similarly to Mode 1, but with the parts related to the bottom side. So it is for Mode 4.

The input current is a continuous sinusoidal waveform, the ripple frequency is twice the switching frequency, and the amplitude of the ripple component is far decreased, compared to that of the discontinuous inductor current.

As shown in [16] the input average current is given by

$$i_g = \frac{e_g T_s}{16L} \frac{1}{(1 - e_g/2E)} \quad (1)$$

where e_g is the input voltage, E is the DC-bus voltage, T_s is the switching frequency, and L is the boost inductance ($L=L_1=L_2$). Considering $M=E/V_g$ as the amplitude of the input voltage, it can be shown that the higher the value of M is the more harmonic content of i_g decreases and the distortion factor is improved.

III. PWM STRATEGY – CONFIGURATION 3L (OUTPUT CONVERTER SIDE)

The output converter of Configuration 3L [see Figure 1(a)] comprises four switches (Q_{a1}, Q_{a2}, Q_{b1} and Q_{b2}) and a capacitor bank at the DC-link. Switch-pairs $Q_{a1} - Q_{a2}$ and $Q_{b1} - Q_{b2}$ are complementary. The conduction state of all switches can be represented by a homonymous binary variable Q_{a1} and Q_{b1} , where $Q = 1$ indicates a close switch while $Q = 0$ indicates an open one.

If the desired load voltage is given by v_l^* , then the reference mid-point voltage may be expressed as

$$v_{a0}^* = v_l^* + v_\mu^* \quad (2)$$

$$v_{b0}^* = v_\mu^* \quad (3)$$

Equations (2) and (3) can not be solved unless v_μ^* is obtained. The voltage v_μ^* can be calculated taking into account the apportioning factor μ that is

$$v_\mu^* = E \left(\mu - \frac{1}{2} \right) - \mu v_{\max}^* + (\mu - 1) v_{\min}^* \quad (4)$$

where $v_{\max}^* = \max V$ and $v_{\min}^* = \min V$ where $V = \{v_l^*, 0\}$.

This expression was derived by using the same approach used to obtain the equivalent one for the three-phase PWM modulator [18], [19].

The apportioning factor μ ($0 \leq \mu \leq 1$) is given by

$$\mu = t_{o1} / t_o \quad (5)$$

and indicates the distribution of the free-wheeling period t_o (period in which voltages v_{a0} and v_{b0} are equal) at the beginning ($t_{o1} = \mu t_o$) and at the end ($t_{o2} = (1 - \mu) t_o$) of the switching period T (see Figure 4) [18], [19].

In this case, the proposed algorithm is:

Step 1. Choose the apportioning factor μ and calculate v_μ^* from (4).

Step 2. Determine v_{a0}^* and v_{b0}^* from (2)-(3).

Step 3. Once the mid-point voltage have been determined, pulse-widths τ_a and τ_b are calculated by using

$$\tau_j = \frac{T}{2} + \frac{T}{E} v_{j0}^* \quad \text{for } j=a \text{ or } b \quad (6)$$

where $E = v_{c1} + v_{c2}$ and gating signals (τ_a and τ_b) are generated with programmable timers. Alternatively, gating signals can be generated comparing modulating reference signals v_{a0}^* and v_{b0}^* with a high frequency triangular carrier signal. The PWM strategy described above is shown in Figure 5(a), together with the complete control for Configuration 3L.




Fig. 5. Implementation scheme for the proposed AC-to-AC converters: (a) Configuration 3L and (b) Configuration 2L_c (with the switch *k* connected to point 0) or Configuration 2L_s (with the switch *k* connected to point *s*).

IV. PWM STRATEGY – CONFIGURATION 2L_c (OUTPUT CONVERTER SIDE)

The output converter of Configuration 2L_c [see Figure 1 (b)] comprises two switches (*Q*_{a1} and *Q*_{a2}) and a capacitor bank at the DC-link with midpoint connection. As in Configuration 3L the switch-pairs *Q*_{a1} - *Q*_{a2} are complementary.

If the desired load voltage is given by *v*_{*l*}^{*} then the reference mid-point voltage may be expressed as

$$v_{a0}^* = v_l^* \quad (7)$$

Once the mid-point voltage has been determined, pulse-width τ_a is calculated by using (6), the gating signal being generated with programmable timers. Alternatively, the gating signal can be generated by comparing the modulating reference signal *v*_{*a0*}^{*} with a high frequency triangular carrier signal. The PWM strategy presented for Configuration 2L_c is shown in Figure 5(b) with the switch *k* connected to point 0, the complete control for Configuration 2L_c is also presented in Figure 5(b).

On the other hand, to eliminate the error due to the capacitor unbalance resultant from the capacitor midpoint connection, the expression (6) is no longer valid. To compensate the ca-

pacitor unbalance pulse-widths must be computed by using (8). The new expression for τ_a is given by

$$\tau_a = (v_{a0}^* + v_{c2}) \frac{T}{v_{c1} + v_{c2}} \quad (8)$$

Note that it is necessary to measure *v*_{*c1*} and *v*_{*c2*}. This expression was obtained in [20].

V. PWM STRATEGY – CONFIGURATION 2L_s (OUTPUT CONVERTER SIDE)

The output converter of Configuration 2L_s [see Figure 1(c)] comprises four switches (*Q*_{a1}, *Q*_{a2}, *Q*₁ and *Q*₂) and a capacitor bank at the DC-link. Switch-pairs *Q*_{a1} - *Q*_{a2} and *Q*₁ - *Q*₂ are complementary. In this configuration the leg (*Q*₁ - *Q*₂) is shared between the input and output converter side.

If the desired load voltage is given by *v*_{*l*}^{*} then the reference mid-point voltage may be expressed as

$$v_{s0}^* = 0 \quad (9)$$

$$v_{a0}^* = v_l^* + v_{c0}^* \quad (10)$$

The Configurations 3L and 2L_c pulse-widths τ_s and τ_a are calculated by using (6), and gating signals are generated with programmable timers. Alternatively, gating signals can be generated comparing modulating reference signals *v*_{*s0*}^{*} and *v*_{*a0*}^{*} with a high frequency triangular carrier signal.

TABLE II
Comparison among the configurations

	Configuration 3L	Configuration 2L _c	Configuration 2L _s
Number of power switches	6	4	4
Output voltage capability	<i>E</i>	<i>E</i> /2	<i>E</i> /2
Capacitor mid-point connection	<i>no</i>	<i>yes</i>	<i>no</i>

The PWM strategy presented for the Configuration 2L_s is shown in Figure 5(b), with the switch *k* connected to point *s*, as well as the complete control for Configuration 2L_s is shown in Figure 5(b).

VI. COMPARISON AMONG THE CONFIGURATIONS

The direct comparison among the proposed configurations are summarized and shown in Table II.

VII. SIMULATION RESULTS

Some simulation results of the proposed configurations are shown in Figure 6. Figures 6(a), 6(b) and 6(c) shows the power factor control (input current and input voltage) and load current (operating at 20Hz) for the Configurations 3L, 2L_c and 2L_s, respectively.

Note that for Configuration 3L the amplitude of the load current is greater than Configuration 2L_c or 2L_s, due to the maximum dc-bus voltage utilization ($V_l = E$). The amplitude of the load current of the Configurations 2L_c and 2L_s are equal.


VIII. EXPERIMENTAL RESULTS

Topologies presented in Figure 1 have been experimentally implemented. In the tests the switching frequency was 10kHz, the capacitance of the DC-bus capacitor bank was 2200μF, the input capacitances (*C*₁ and *C*₂) were 3.3μF, and the inductances (*L*₁ and *L*₂) were 2mH each one. The set-up used in the experimental tests is based on a microcomputer (PC-Pentium) equipped with appropriate plug in boards and sensors. Switches (*Q*_{a1} - *Q*_{a2}, *Q*_{b1} - *Q*_{b2} and *Q*₁ - *Q*₂) are implemented by IGBTs. Four fast diodes (*D*₁, *D*₂, *D*₃ and *D*₄) are used in the diode bridge.


Figure 7 presents selected experimental results for Configuration 3L [see Figure 1(a)]. Figure 7(a) shows the input voltage source (*e*_g) and input current (*i*_g) with high power factor. As expected, the power factor control was obtained without any feedback control and without any current or voltage measurement. Figures 7(b) - 7(d) shows the converter output voltage (*v*_l) and input current (*i*_g); in these results the frequency of the output voltage has been, 20Hz, 60Hz and 80Hz, respectively.

Also, as expected, the proposed topologies can operate with independent output frequency. Figures 7(e) and 7(f) show the inductors currents (*i*_{L1} and *i*_{L2}) and the dc-link voltage (*v*_c), respectively.


Similar results were obtained for Configurations 2L_c and 2L_s, as shown in Figures 8 and 9.



(a)




(b)




(c)


Fig. 6. Simulation results of the proposed configurations. (a) Configuration 3L. (b) Configuration 2L_c. (c) Configuration 2L_s.




(a)




(b)




(c)



(d)



(e)



(f)

Fig. 7. Experimental results using the proposed integrated AC-to-AC converter (Configuration 3L): (a) input voltage source (e_g) and input current (i_g) with high power factor; (b) Converter output voltage (v_i) operating at 20Hz; (c) 60Hz; (d) 80Hz; (e) inductors currents (i_{L1} and i_{L2}); (f) dc-link voltage (v_c).


IX. CONCLUSIONS

This paper has presented three single-phase AC-to-AC converters. The main characteristics of the proposed configurations are:


- Improved input power factor;

- Input sinusoidal current waveform;
- Reduced number of power switches;
- No currents or voltage sensors;
- Independent output voltage.


These characteristics have been obtained without any voltage or current sensor and without any feedback control.




(a)



(b)



(c)



(d)

Fig. 8. Experimental results using the proposed integrated AC-to-AC converter (Configuration $2L_c$): (a) input voltage source (e_g) and input current (i_g) with high power factor; (b) Converter output voltage (v_l) operating at 20Hz ; (c) inductors currents (i_{L1} and i_{L2}); (d) dc-link voltage (v_c).

Furthermore, the proposed single-phase AC-to-AC converters represent a reduced switch count power conversion system, and these configurations can operate either with variable output frequency in applications such as AC drive systems, or with fixed output frequency such as UPS (Uninterrupted Power Supply).

This paper has proposed an overall control strategy for each configuration proposed, including an enhanced PWM technique. It has been shown that the overall performance of the system is adequate and the experimental results confirmed the theoretical prediction.

ACKNOWLEDGEMENT

Authors would like to thank the financial support provided by the Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq) and the Coordenação de Aperfeiçoamento de Pessoal de Nível Superior (CAPES) of Brazil.

REFERENCES

- [1] H.W. Van der Broeck, J.D. Van Wyk, "A comparative investigation of a three-phase induction machine drive with a component minimized voltage-fed inverter under different control options", *IEEE Transactions on Industry Applications*, vol. 20, no. 2, pp. 309-320, March/April 1984.
- [2] P.N. Enjeti and A. Rahman, "A new single-phase to three-phase converter with active input current shaping for low cost ac motor drives", *IEEE Transactions on Industry Applications*, vol. 29, no. 4, pp. 806-813, July/August 1993.
- [3] C. B. Jacobina, E. C. dos Santos Jr., M. B. R. Correa and E. R. C. da Silva, "Reduced switch count ac-ac two-phase drive systems", in *Proc. IEEE PESC*, pp. 687-693, June 2005.
- [4] F. Blaabjerg, S. Freysson, H. H. Hansen and S. Hansen, "Comparison of a space-vector modulation strategy for a three phase standard and a component minimized voltage source inverter", in *Proc. EPE*, pp. 1806-1813, 1995.

- [5] C.-T. Pan and M.-C. Jiang, "Control and implementation of three phase voltage-double reversible ac to dc converter," in *Proc. IEEE PESC*, pp. 437-443, 1995.
- [6] C. B. Jacobina, E. C. dos Santos Jr. and M. B. R. Correa, "Single-phase to three-phase-four-wire ac-ac component minimized converters without capacitor dc-bus mid-point connection", in *Proc. IEEE PESC*, pp. 2415-2421, June 2005.
- [7] G.-T. Kim and T. A. Lipo, "VSI-PWM Rectifier/Inverter System with a Reduced Switch Count", in *Conf. Rec. IEEE-IAS Annu. Meeting*, pp. 2327-2332, 1995.
- [8] I. Ando, A. Moriyama and I. Takahashi, "Development of a high-efficiency flywheel ups using a 3-arm inverter/converter," *Electric Engineering in Japan*, vol. 120, pp. 77-84, July 1997.
- [9] C. B. Jacobina, M. B. R. correa, E. R. C. da Silva and A. M. N. Lima, "Induction motor drive system for low-power applications", *IEEE Trans. Ind. Applicat.*, vol. 35, pp. 52-61, Jan./Feb. 1999.
- [10] C. B. Jacobina, M. B. R. Correa, A. M. N. Lima and E. R. C. da Silva, "Ac motor drive systems with a reduced switch count converter", *IEEE Trans. Ind. Applicat.*, vol. 39, pp. 1333-1342, Sep./Oct. 2003.
- [11] C. B. Jacobina, E. C. dos Santos Jr., M. B. R. Correa and E. R. C. da Silva, "Single-phase input reduced switch count ac-ac drive systems", in *Proc. IEEE-IAS Annu. Meeting*, pp. 2505-2511, 2005.
- [12] C. B. Jacobina, E. C. dos Santos Jr., M. B. R. Correa, A. M. N. Lima, "Ac drive systems using four-leg converter with maximum dc-bus voltage utilization", in *Proc. IEEE IEMDC*, pp. 1373-1378, 2005.
- [13] M. M. Jovanovic, D. M. C. Tsang and F. C. Lee, "Reduction of voltage stress in integrated high-quality rectifier-regulators by variable-frequency control", in *Proc. IEEE APEC*, pp. 569-575, 1994.
- [14] C. Zhou, R. B. Ridley and F. C. Lee, "Design and analysis of a hysteretic boost power factor correction circuit", in *Proc. IEEE PESC*, pp. 800-807, 1990.
- [15] M. Kazerani, P. D. Ziogas and G. Joos, "A novel active current waveshaping technique for solid-state input power factor conditioners", *IEEE Trans. Ind. Electron.*, vol. 38, pp. 72-78, Feb. 1991.
- [16] A. Nabae, H. Nakano and A. Arai, "Novel sinusoidal converters with high power factor", in *Conf. Rec. IEEE-IAS Annu. Meeting*, pp. 775 -780, 1994.
- [17] A. A. M. Bento, E. R. C. da Silva and C. B. Jacobina, "Improved power factor interleaved boost converters operating in discontinuous-inductor current mode", in *Proc. IEEE PESC*, pp. 437-443, June 2005.
- [18] C. B. Jacobina, A. M. N. Lima, E. R. C. da Silva, R. N. C. Alves, P.F. Seixas., "Digital scalar pulse width modulation: a simple approach to introduce non-sinusoidal modulating waveforms", *IEEE Transactions on Power Electronics*, vol. 16, no. 3, pp. 351-359, May 2001.
- [19] V. Blasko, "Analysis of a hybrid pwm based on modified space-vector and triangle-comparison methods", *IEEE Trans. Ind, Applicat.*, vol. 33, pp. 756-764, May/June 1996.
- [20] M. B. R. Correa, C. B. Jacobina, E. R. C. da Silva, A. M. N. Lima., "A general pwm strategy for four-switch three-phase inverters", *IEEE Trans. on Power Electron.*, 2006.

BIOGRAPHIES

Euzeli Cipriano dos Santos Júnior, was born in Picuí, Paraíba, Brazil, in 1979. He received the B.S. and M.S. degrees in electrical engineering from Federal University of Campina Grande, Brazil, in 2004 and 2005, respectively, where he is currently pursuing the Ph.D. degree. In 2006, he is with EMPE - Electric Machines & Power Electronics Laboratory, Texas A&M University, Texas, USA, as a Research Scholar. His research interests include power converter configurations with reduced number of components, multi-machine drive systems and drive systems.

Aluísio Alves de Melo Bento, was born in Campina Grande, Paraíba, Brazil, in 1964. He received the B.S. degree in electrical engineering from Federal University of Rio de Janeiro, Brazil. He received the M.S. degree in electrical engineering from Federal University of Campina Grande, Brazil, in 2005, where he is currently working towards the Doctoral degree. His research interests include: Power converters and configurations for power factor control in single-phase and three-phase systems.

Edison Roberto Cabral da Silva, was born in Pelotas, Brazil, on December 2, 1942. He received the B.C.E.E. degree from the Polytechnic School of Pernambuco, Recife, Brazil, in 1965, the M.S.E.E. degree from the University of Rio de Janeiro, Brazil, in 1968, and the D.Eng. degree from the University Paul Sabatier, Toulouse, France, in 1972. From 1967 to 2002, he joined the staff of the Electrical Engineering Department, Federal University of Paraíba, Brazil. Since 2002 he is a professor of electrical engineering in the Federal University of Campina Grande, Brazil. In 1990, he was with COPPE, Federal University of Rio de Janeiro, and from 1990 to 1991, he was with WEMPEC, University of Wisconsin, Madison, as a Visiting Professor. His current research work is in the area of power electronics and motor drives.

Cursino Brandão Jacobina, was born in Correntes, Pernambuco, Brazil, in 1955. He received the B.S. degree in electrical engineering from Federal University of Paraíba, Campina Grande, Brazil, in 1978 and the Diplôme d'Etudes Approfondies and the Ph.D. degrees from Institut National Polytechnique de Toulouse, Toulouse, France, in 1980 and 1983, respectively. From 1978 to 2002, he has been with the Electrical Engineering Department, Federal University of Paraíba. Since 2002 he is Professor of electrical engineering in the Federal University of Campina Grande, Brazil. His research interests include electrical drives, power electronics, control systems, and system identification.