

Received 28 September, 2023; accepted 26 April, 2024; Date of publication 28 May, 2024. The review of this paper was arranged by Associate Editor Roberto Coelho 💿 and Editor-in-Chief Telles Brunelli Lazzarin. Digital Object Identifier http://doi.org/10.18618/REP.2005.1.013018

Modified SEPIC ZVRT Converter with Serial Magnetic Coupling and Voltage **Multiplier Cell**

Fabio Inocencio Kravetz⁰¹, Roger Gules⁰¹

¹Universidade Tecnológica Federal do Paraná, Departamento Acadêmico de Eletrotécnica, Curitiba – PR, Brasil.

e-mail: fabio.lfk@gmail.com, rgules@utfpr.edu.br.

ABSTRACT This paper presents a high voltage gain dc-dc converter operating with soft switching, high switching frequency, and reduced voltage stress in all semiconductors, which is suitable for applications as renewable energy sources. The proposed topology uses the coupled inductor and voltage multiplier cell techniques to obtain high voltage gain. The switch turn-on and turn-off occur with zero voltage switching (ZVS). The soft-switching range is independent of the load and is maintained from nominal output power to light load operation with reduced conduction losses. The theoretical analysis and experimental results of a prototype with 94.55% efficiency at nominal output power (200 W) operating with voltage gain equal to 15 times are presented in this paper.

KEYWORDS dc-dc converters, soft-switching, renewable energy, high voltage gain.

I. INTRODUCTION

The development of non-isolated dc-dc converters with a high voltage gain is a focus of research due to the advancement of their applications on renewable energy sources, battery powered systems, and electric vehicle applications, among others. However, the classical step-up structures have limitations such as dissipative commutations, high voltage and current stress for the semiconductors, as well as operation with high duty-cycles, limiting the use of conventional non-isolated dc-dc converters in operations demanding high switching frequency and efficiency [1]. The operation of conventional non-isolated converters can be improved with techniques that increase the voltage gain without increasing the duty-cycle. These techniques can be particularly interesting in applications requiring very high voltage gains (Vo/Vi> 10). Several topologies have been proposed in the literature, including some techniques to increase the voltage gain of conventional boost converters and other non-isolated structures. An extensive analysis of these techniques and a comparison among high voltage gain dc-dc converters is presented in [1]. However, most structures present hard-switching, which limits the operation on high switching frequencies (f >100 kHz).

In this paper, the integration of a soft-switching technique to high-gain non-isolated dc-dc converters to improve the performance and operation on high switching frequency is proposed. Some converter structures and techniques that increase voltage gain are discussed to define the main hardswitching topologies considered, and soft-switching integration and operation are presented for one of these structures. However, the results and considerations described here can be extended to all converters derived from the same principle. The Modified SEPIC converter, presented in Figure 1.a, is a recently developed non-isolated structure capable of reaching a voltage gain close to twice that of the conventional

Eletrônica de Potência, Rio de Janeiro, v.29, e202411, 2024.

boost converter, with voltage stress in all semiconductors lower than the output voltage [2]. This topology can present high performance in applications with a voltage gain lower than ten times [2]. Including high gain techniques may be necessary to lower the duty-cycle, in order to attain gains higher than ten times. Some examples including capacitors and diodes are the switched capacitor [3]-[4] and voltage multiplier cell [5] techniques, which increase the voltage gain and reduce the semiconductor's voltage stress. However, multiple stages may still be necessary for such high-gain applications, and the reverse recovery current of the diodes must be considered. The coupled inductor is a technique that includes a secondary winding to increase the voltage gain through the coupled inductor turn ratio. However, the energy of the leakage inductance of the coupled inductors must be considered to avoid overvoltage in some semiconductors. Another alternative is the association of two or more highgain techniques. A configuration proposed in several works is the association of the coupled inductor with the switched capacitor technique, which allows for a very high voltage gain while reducing the drawbacks of each technique. The switched capacitor increases the converter voltage gain and avoids the semiconductor's overvoltage, operating with the energy of the leakage inductance from the coupled inductors as a non-dissipative clamping circuit. The leakage inductance of the coupled inductors limits the semiconductor's current variation (di/dt), reducing the reverse recovery current of the diodes and enabling zero current switching (ZCS). Some configurations of the Modified SEPIC converter using a voltage multiplier cell and coupled inductors, all of which present similar operating characteristics, are presented in Figure 1.b [2], Figure 1.c [7], Figure 1.d [8] and Figure 1.e [9]. The main distinction is how the coupled inductors and the voltage multiplier cell are integrated, which changes the voltage gain, as shown in Figure 1.f. Although these topologies present high performance in applications with very

high voltage gain, dissipative commutation limits the use in applications that demand high switching frequency, making the search for improved solutions an important research topic.



FIGURE 1. Original configuration and topological variations of the Modified SEPIC converter with the inclusion of coupled inductor and voltage multiplier cell techniques operating with dissipative commutation: (a) Original configuration [2]; (b) Variation proposed in [2]; (c) Variation proposed in [7]; (d) Variation proposed in [8]; (e) Variation proposed in [9]; (f) Converter's voltage gain considering coupled inductor turn ratio n=2.



FIGURE 2. Modified SEPIC ZVRT converter with coupled inductor and voltage multiplier cells.

Several soft-switching techniques were developed for dcdc converters with different costs, complexity, and performance, as presented in [10] and [11]. Active clamping is a widely used soft-switching technique, mainly applied in isolated and non-isolated dc-dc converters with coupled inductors [16]. A clamping capacitor and an active switch are necessary for the active clamping technique. The energy of the leakage inductance is used to charge and discharge the intrinsic capacitance of the switches, resulting in a zero voltage switching (ZVS) operation, as presented in [16]. However, the operation range with soft-switching is limited and not maintained with a light load, which makes it unsuitable for applications such as photovoltaic generation which usually operates in conditions below nominal output power. The weighted efficiency (such as the California Energy Commission - CEC or European efficiency - EU), must be considered for this type of application, because the efficiency presented with reduced load is a significant factor in determining the structure's performance.

Another simple soft-switching technique for non-isolated dc-dc converters is the Zero-Voltage Resonant-Transition (ZVRT) proposed in [12], also recently referred to as Zero-Voltage Switching Quasi-Square Wave (ZVS-QSW) in [13] or Triangular Current Mode (TCM) in [11] and [14]. The

2

unique change for the soft-switching implementation is the replacement of the converter's diode by an active switch with a complementary command to the main switch command. However, reducing the converter's inductance is necessary for soft-switching, thus increasing the inductor's current ripple and the converter's conduction losses [10]. This technique maintains the ZVS operation in all load ranges. The ZVRT technique can be implemented for all converters presented in Figure 1, replacing the diode D_M with an auxiliary switch with a complementary command. The operation analysis of this soft-switching technique applied to the basic Modified SEPIC converter shown in Figure 1.a was reported in [15]. However, when this soft-switching technique is applied to the structures with coupled inductors presented in Figure 1, there are some changes in the operation characteristics due to non-idealities present in these structures, such as the coupling inductors' leakage inductance. Therefore, this paper develops the operation analysis of the ZVRT soft-switching technique applied to the Modified SEPIC converter with coupled inductors. The highest voltage gain structure, presented in Figure 1.e, was chosen for the soft-switching circuit operation analysis, but the results can be extended to the other converters with coupled inductors presented in Figure 1 due to the similarity among these structures. By including the soft-switching technique to the hard-switching converter shown in Figure 1.e, the proposed soft-switching converter presented in Figure 2 is obtained.

Recent developments using SEPIC-based high voltage gain dc-dc converters are discussed, highlighting which are the main advantages and contributions of each configuration. Some soft-switching high voltage gain topologies using the semi-resonant soft-switching technique are proposed in [17]-[20]. The original structure of the Modified SEPIC converter presented in Figure 1.a operating with ZVS commutation with a switching frequency equal to 1 MHz and without additional components is proposed in [17]. This is a highpower density configuration for low-power applications, considering the operation only in discontinuous conduction mode (DCM) for the ZVS operation. Some drawbacks of the soft-switching technique include variable switching frequency, operation exclusively in DCM, and some problems with light loads. The configuration of [17] operating with integrated inductors to increase the power density and improve the converter efficiency is proposed in [18]. The same semi-resonant soft-switching technique was applied in [19], with a configuration derived from the topology presented in Figure 1.b, including the switched inductor technique at the input inductor to increase the voltage gain. A high-power density converter is proposed operating at 500 kHz and voltage gain equal to 15 times. The converter presented in Figure 1.b was also proposed in [20], operating with soft-switching using a GaN (Gallium nitride) switch and planar-integrated magnetic components. However, the drawbacks of the converters proposed in [18]-[20] are the same as reported for [17], limiting the use of this soft-switching technique in applications with low output power ($P_0 < 100$ W). The voltage gain of the original configuration presented in Figure 1.a is increased in [21] by replacing the input inductor with the switched inductor technique, operating with hard switching. Another configuration of the modified SEPIC converter, using

Original Paper

coupled inductor and voltage multiplier cells similar to the structures presented in Figures 1.c and 1.d, and operated with hard-switching is proposed in [22]. A SEPIC-based converter using a three-winding built-in transformer is reported in [23], and an input current ripple-free configuration is proposed in [24] using a coupled inductor and voltage multipliers. The ripple-free technique allows the reduction of the input inductor as well as the conduction losses. These configurations, both with all dissipative commutation as [21] and with the turn-off dissipative commutation as configurations with coupled inductors [22]-[24], limits the switching frequency (f < 60 kHz) to maintain suitable efficiency. Therefore, the inclusion of a soft-switching technique with simple implementation and operating in continuous conduction mode (CCM) in all load range with low conduction losses is proposed for the Modified SEPIC converter with coupled inductor and voltage multiplier cells.

II. PROPOSED CONVERTER OPERATION

The proposed converter presented in Figure 2 was analyzed operating in continuous conduction mode (CCM), presenting nine operation stages shown in Figure 3. The capacitors are considered voltage sources except for the intrinsic switches' capacitances (C_1 - C_2), the diodes are considered ideal, and the circuit is operating at a steady state for the theoretical analysis of the proposed converter. The intrinsic switches' capacitances C_1 and C_2 and the intrinsic switches' diodes D_1 and D_2 are considered in the converter operation. Moreover, non-idealities from the coupled inductor, such as the influence of leakage inductance (L_{dp}) in the topology's voltage gain and the soft-switching process, are considered.

A. OPERATIONS STAGES

First stage (t_0-t_1) – Figure 3.a: The input inductor L_1 is magnetizing, submitted to the input voltage V_i because switch S₁ is turned on and S₂ is turned off. The primary winding L_p is submitted to the voltage difference between the capacitors C_{M1} and C_S, and this value is approximately equal to the input voltage. The secondary winding L_S is submitted to a voltage equal to the input voltage multiplied by the coupled inductor turn ratio (n). The semiconductors S_1 and D_{M2} are conducting in this stage, charging the output capacitor C₀₁. The capacitors C_{S1} and C_{M1} are discharging, whereas C_S is charged by the charge released by C_{M1}. Equation (1) defines the resonant current at the primary winding of the couple inductor L_P during the conduction of the switch S_1 ($i_{Lp\omega o}(t)$). The leakage inductance referent to the primary side (Ldp), and the equivalent capacitance Ceq calculated by (2) define the resonant frequency (ω_0) in (3). The S₂ switch voltage (V_{S2}) is clamped to the capacitor C_{M1} voltage, which is lower than the output voltage. This stage is finished when the diode D_{M2} is blocked at the end of half of the resonant period $T_0=1/\omega_0$.

Second stage (t_1-t_2) – Figure 3.b: In this stage, the switch S_1 remains in conduction, and S_2 is turned off. The diode D_{M2} is turned off at the end of half of the resonant period at t_2 , and the capacitors C_{S1} and C_{o1} have been charged.

$$i_{Lp_{\omega o}}(t) = \sqrt{\frac{C_{eq}}{L_{dp}}} \cdot V_i \cdot \sin(\omega_{ot})$$
(1)

$$C_{eq} = \frac{1}{\frac{1}{C_{S}} + \frac{1}{C_{M1}} + \frac{n^{2}}{C_{S1}}}$$
(2)

$$\omega_o = \frac{1}{\sqrt{L_{dp} \cdot C_{eq}}} \tag{3}$$

$$V_{L1}(t) = V_{Lp}(t) = V_{CM1} - V_{CS} = V_i$$
(4)

$$V_{S1}(t) = V_{C1}(t) = 0$$
 (5)

$$V_{S2}(t) = V_{C2}(t) = V_{CM1}$$
(6)

$$V_{Co1} = V_{CS1} + (1+n) \cdot V_i .$$
 (7)



FIGURE 3. Modified SEPIC ZVRT converter coupled inductor and voltage multiplier cells operation stages. (a) First stage; (b) Second stage; (c) Third stage; (d) Fourth stage; (e) Fifth stage; (f) Sixth stage; (g) Seventh stage; (h) Eighth stage; (i) Ninth stage.

The primary winding (L_p) behaves as a simple inductor submitted to the voltage difference between C_{M1} and C_s , equal to the input voltage during this stage. The input inductor L_1 presents low current ripple as the conventional boost converter. The capacitor C_s keeps charging linearly with the charge released by C_{M1} .

$$i_{L1}(t) = I_i - \frac{V_i \cdot D}{f \cdot L_1} + \frac{V_i}{L_1} \cdot (t - t_0)$$
(8)

$$i_{Lp}(t) = I_o - \frac{V_i \cdot D}{f \cdot L_p} + \frac{V_i}{L_p} \cdot (t - t_0) + i_{Lp_{000}(t)}$$
(9)

Third stage (t_2-t_3) – Figure 3.c: In this stage, the switch S_1 is turned off, the intrinsic switch S_1 capacitance (C_1) is charged, while the intrinsic switch S_2 capacitance (C_2) is discharged. When the voltage of capacitor C_1 achieves V_{CM1} , the voltage in C_2 is zero, finishing this operation stage.

$$V_{S1}(t_3) = V_{C1}(t_3) = V_{CM1} \tag{10}$$

$$V_{S2}(t_3) = V_{C2}(t_3) = 0.$$
 (11)

Fourth stage (t_3-t_4) – Figure 3.d: After the voltage in switch S_2 becomes null, the intrinsic diode D_2 conducts, transferring energy to the capacitor C_M . The diode D_{M1} starts conducting, and the capacitor C_{S1} is charged with the current equal to $i_{Ls}(t)$. The capacitor C_{S1} voltage is equal to (12), taking into account the coupled inductor turn ratio (n). The command signal of the switch S_2 must be applied during the conduction of the switch's intrinsic diode for the ZVS operation. This stage ends when the current in the intrinsic diode (D_2) becomes null.

$$V_{CS1} = V_{CS} \cdot (1+n). \tag{12}$$

Fifth stage (t_4 - t_5) – Figure 3.e: The current flowing across the diode D_2 becomes null at the instant t_4 , and the current inverts its direction, conducted by the switch S_2 . The current at the diode D_{M1} reduces until zero, blocking this diode at the instant t_5 .

Sixth stage (t_5-t_6) – Figure 3.f: The diode D_{M3} starts conducting, charging the C_{o2} output capacitor with the voltage presented in (13). This stage is finished when the switch S_2 is turned off.

$$V_{Co2} = V_{CM1} + V_{CS} \cdot (1+n). \tag{13}$$

Seventh stage (t_6-t_7) – Figure 3.g: The switch S_2 is turned off, and the intrinsic switch S_1 capacitance (C_1) is discharged while the intrinsic switch S_2 capacitance (C_2) is charged. The energy to enable this process is provided by the leakage inductance (L_{dp}) . When C_1 voltage becomes null, this stage ends.

$$V_{S1}(t_7) = V_{C1}(t_7) = 0 \tag{14}$$

$$V_{S2}(t_7) = V_{C2}(t_7) = V_{CM1}.$$
 (15)

Eighth stage (t_7-t_8) – Figure 3.h: When the voltage of the intrinsic capacitance C_1 becomes null, the intrinsic diode D_1 conducts. The energy necessary to maintain the ZVS commutation in the switch S_1 turn-on of the proposed converter is supplied by leakage inductance of magnetic coupling. During the conduction of the intrinsic diode D_1 , the command signal must be applied to ensure the ZVS commutation in switch S_1 .

Ninth stage (t_7 - t_8): In this stage, S_1 is turned on again, while the diode D_{M3} remains conductive until the beginning of the resonant period of that switch. The currents i_{Lp} , and i_{Ls} start to decrease when S_1 turns on and inverts its direction when the resonant period begins. After this stage, the operation returns to stage one.

B. Theoretical Waveforms

The main theoretical waveforms of the proposed converter are presented in Figure 4. The turn-on and turn-off commutations in both switches are ZVS. The leakage inductance allows the reduction of the reverse recovery current of the diodes and the ZVS/ZCS switching. The proposed converter operates on CCM in all load ranges due to the complementary operation of the switch S_2 .

III. THEORETICAL ANALYSIS

Considering the operation stages and the theoretical waveforms, the main equations for the design of the proposed structure are presented.

A. Capacitors Voltage and Converter Voltage Gain

The voltage across the capacitors C_S and C_{M1} are presented in (16) and (17), respectively.

$$V_{CS} = \frac{V_i \cdot D}{(1 - D)} \tag{16}$$

$$V_{CM1} = \frac{V_i}{\left(1 - D\right)} \,. \tag{17}$$

The winding turn ratio between the primary and secondary of the series magnetic coupling formed by L_p/L_s is represented by the parameter (n). Considering (12), the voltage across the capacitor C_{S1} is calculated by (18).

$$V_{CS1} = \frac{D \cdot (1+n)}{1-D} \cdot V_i . \tag{18}$$

The output capacitor C_{o1} voltage is equal to the sum presented in (19):

$$V_{Co1} = V_i + n \cdot V_i + V_{CS1}.$$
 (19)

Rearranging the (19), obtain (20):

$$V_{Co1} = \frac{1+n}{1-D} \cdot V_i \quad .$$
 (20)

Considering (13), the voltage across the capacitor C_{o2} is given by (21).

$$V_{Co2} = \frac{1 + D \cdot (1 + n)}{1 - D} \cdot V_i \,. \tag{21}$$

The output voltage equals the sum of output capacitor voltages V_{Co1} and V_{Co2} , giving the voltage gain (M) of the proposed converter in (22):

$$M = \frac{V_o}{V_i} = \frac{2 + n + D \cdot (1 + n)}{1 - D}.$$
 (22)



FIGURE 4. Theoretical waveforms.

Figure 5 presents the variation of the voltage gain with a coupled inductor turn ratio equal to 2. Some non-idealities at the converter's components, such as the intrinsic resistance of the converter's components (R_i) and the coupled inductor leakage inductance (L_{dp}), impact the converter voltage gain. They were accounted for through the parameters (α) and (β), respectively, as a function of the load resistance (R_o) and magnetizing inductance of the primary winding of the coupled inductors (L_m).



FIGURE 5. Converter voltage gain (n=2). (a) Ideal voltage gain (α =0) and intrinsic components resistance influence (α >0). (b) Ideal voltage gain (β =1) and coupled inductor leakage inductance influence (β <1).

$$\alpha = \frac{R_i}{R_o} \tag{23}$$

Original Paper

$$\beta = \frac{L_m}{L_m + L_{dp}} \,. \tag{24}$$

The main intrinsic resistances that influence the voltage gain come from the power switches and the inductors. However, as can be observed in Figure 5.a, this intrinsic resistance only influences the voltage gain in an extreme duty-cycle (D>0.9). Besides, the typical low voltage MOSFET used in this application presents very low conduction resistance (R_{DSon} <30 m Ω) and the current density usually considered in the inductor's design of high-efficiency converters results in operation close to ideal by working on duty-cycles lower than 0.8. The leakage inductance can be applied in the soft-switching process and a relatively low coupling coefficient can be considered in practice ($\beta < 0.9$). The influence of the leakage inductance in the converter voltage gain is presented in Figure 5.b, showing that a small adjustment in the duty-cycle may be necessary considering reduced values of the coupling coefficient.

Some remarks are important to determine the coupled inductor turn ratio (n). The converter operation point can be chosen to avoid a high duty-cycle (D<0.8), increasing the coupled inductor turn ratio, but this would also increase current stress. The semiconductor's voltage stress, on the other hand, is reduced on higher converter duty-cycle. Therefore, a value of n=2 was chosen, operating with D=0.611 for the nominal converter specifications and a voltage gain equal to 15.

B. Capacitors C_s, C_{s1} and C_{M1},

The capacitor values can be calculated considering the charge variation and maximum voltage ripple specification. Low capacitance value is interesting to reduce volume and cost of these capacitors. Another relevant parameter is the resonant period $T_0=1/\omega_0$ given by (3), which occurs at the first operation stage (t₁-t₀). If half of the resonant period ($T_0/2$) is lower than the conduction period for switch S_1 (D.T), as shown in Figure 4, then zero current switching (ZCS) is possible for diode D_{M2} . If $T_0/2$ is close to switch D.T, then the resonant peak current calculated by (1) and the current stress are reduced.

The equivalent capacitance C_{eq} defined in (2) can be calculated by (25) considering a specified resonant period T_o and the leakage inductance L_{dp} .

$$C_{eq} = \left(\frac{T_o}{2 \cdot \pi}\right)^2 \cdot \frac{1}{L_{dp}} \,. \tag{25}$$

The capacitances C_S , C_{S1} and C_{M1} are considered equal and given by (26).

$$C_S = C_{S1} = C_{M1} = C_{eq} \cdot (2 + n^2).$$
 (26)

C. Input Inductor

Considering an input current ripple Δ_{iL1} , the input inductance is given by (27). It is worth noting that the converter operates on low current ripple.

$$L_1 = \frac{V_i \cdot D}{\Delta_{iL1} \cdot f} \,. \tag{27}$$

D. Semiconductor Current and Voltage Stress

The maximum voltage of the power switches S_1 and S_2 , and diodes are given by (28) and (29).

$$V_{S1} = V_{S2} = V_{CM1} = \frac{V_i}{1 - D} = \frac{V_o}{2 + n + D \cdot (1 + n)}$$
(28)

$$V_{DM1} = V_{DM2} = V_{DM3} = \frac{V_i \cdot (1+n)}{1-D} = \frac{V_o \cdot (1+n)}{2+n+D \cdot (1+n)}.$$
 (29)

The RMS current on switch S_1 can be approximated with equation (30), considering the output current (i_o), the converter voltage gain M, the resonant period T_o, switching period T and the constants k_1 and k_2 given by (31) and (32), respectively.

$$i_{S1rms} \approx i_o \sqrt{\frac{k_1^2}{2} \cdot \frac{T_o}{T} + 2 \cdot k_1 \cdot k_2 \cdot \frac{T_o}{T} + k_2^2 \cdot D}$$
 (30)

$$k_1 = \frac{\pi \cdot (n+1)}{2} \cdot \frac{T_o}{T} \tag{31}$$

$$k_2 = M + 1$$
 (32)

The RMS current on switch S_2 can be approximated by equations (33) and (34).

$$i_{S2rms} \approx \sqrt{\frac{i_{S2pk}^2 \cdot (1-D)}{3}}$$
(33)

$$i_{S2pk} = i_o \cdot \left(M+1\right) + \frac{V_i \cdot D}{2 \cdot f} \cdot \left(\frac{L_1 + L_p}{L_1 \cdot L_p}\right) \quad . \tag{34}$$

The average current on diodes D_{M1} , D_{M2} , and D_{M3} equals the output current i_o .

$$i_{DM1avg} = i_{DM2avg} = i_{DM3avg} = \frac{P_o}{V_o} = i_o$$
 (35)

E. Soft-switching Analysis and Coupled Inductor

The zero-voltage resonant-transition (ZVRT) technique presented in [12], zero-voltage switching quasi-square wave (ZVS-QSW) in [13] or triangular current mode (TCM) in [11] and [14], was proposed for non-isolated dc-dc converters replacing the converter diode by an active switch with a complementary command. This operation requires reducing the converter inductance, which leads to increased inductor current ripple [10]. Figure 6.a presents the ZVRT configuration for the classical boost converter [13], and in Figure 6.b, the ZVRT configuration for the modified SEPIC converter presented in Figure 1.a [15]. Figure 6.c presents the condition for the soft-switching operation, where the instantaneous inductor current must be negative at the commutation instant to ensure the ZVS operation at the critical commutation switch (S₁ turn-on), as presented in [13] and [15]. This simple technique includes only an active switch, maintaining soft-switching from no-load operation until the nominal output power. The worst ZVS condition occurs at nominal output power because the average inductor current increases with the output power. The inductor value must be reduced to increase the current ripple, reaching the required current for the soft-switching operation. The average current at the converter inductor is reduced at light load operation, and a large negative instantaneous current is available to complete the charge and discharge of the intrinsic capacitance of the switches. Therefore, the main drawback of this technique is the increment in conduction losses needed to attain ZVS soft-switching. A typical efficiency curve for a ZVRT converter presents high efficiency at nominal output power, but the converter efficiency decreases significantly with output power reduction, due to the prevalence of conduction losses on light load.



FIGURE 6. ZVRT technique. (a) classical ZVRT boost [13]; (b) ZVRT Modified SEPIC [15]; (c) Commutation waveforms.

This problem can be solved by increasing the switching frequency when operating with a light load, as proposed in [13] and [15], thus reducing the inductor's current ripple and the conduction losses and ensuring high efficiency.

The same principle of the converter presented in Figure 6.b without a coupled inductor can be used for ZVS operation on the Figure 2 converter, reducing the magnetizing inductance of the coupled inductor L_p, ensuring the ZVS operation from nominal output power through to light load. However, this procedure increases conduction losses, which lowers efficiency mainly at light load operation. Considering a nonideal coupling coefficient, the leakage inductance of the coupled inductors changes the original commutation process of the ZVRT technique, allowing ZVS without a significant increase in conduction losses. The energy stored from the leakage inductance makes it unnecessary to increase the inductor current ripple to maintain the ZVS operation, reducing the conduction losses and increasing the efficiency at light load operation without changing the switching frequency. As previously discussed, high-efficiency operation at light loads is relevant for photovoltaic applications where the weighted efficiency is a comparative parameter. Therefore, the use of the leakage inductance energy is considered in the commutation process analysis. The switch S_1 turn-off and switch S_2 turn-on ZVS commutation presented in the third operation stage, Figure 3.c, is maintained in all operation conditions because the instantaneous currents at the input inductor L_1 and the

Eletrônica de Potência, Rio de Janeiro, v.29, e202411, 2024.

coupled inductor L_p is used in the charge and discharge the switches' capacitances C_1 - C_2 . Considering a complementary command signal of the switches S_1 - S_2 with a dead time higher than the interval for the intrinsic capacitors' voltage transition, the soft switching is maintained on all load conditions.

The switch S_2 turn-off and switch S_1 turn-on ZVS commutation presented in the seventh stage, Figure 3.g is a critical commutation that uses the energy of the leakage inductance to charge and discharge the switches' capacitors C_1 - C_2 . The worst operation condition occurs on light load, where the energy stored at the leakage inductance is lower than in nominal output power. Therefore, the light load operation condition is considered for soft-switching analysis, ensuring ZVS in all load ranges.

The ZVS operation is attainable at the critical commutation if the relation presented in (36) is respected. The energy stored at the leakage inductance L_{dp} must be higher than the energy stored at the commutation switch capacitors C_1 - C_2 , which is a function of the switch voltage at capacitor C_{M1} .

$$\frac{1}{2} \cdot (V_{CM1})^2 \cdot (C_1 + C_2) \le \frac{1}{2} \cdot (i_{Lp \max})^2 \cdot L_{dp}.$$
(36)

The energy stored at the leakage inductance is dependent on the current at the commutation instant (i_{LPmax}), given by (37) with light load operation.

$$i_{Lp\max} = \frac{V_i \cdot D}{2 \cdot (L_p + L_{dp}) \cdot f} .$$
(37)

Therefore, the magnetizing inductance of the coupled inductor L_p and the leakage inductance L_{dp} can be adjusted by (35) and (36) to ensure ZVS operation in all load ranges.

The derivative of the voltage of switches S_1 - S_2 at the turnoff instant can be controlled by adding an external capacitor connected in parallel to the switches, leading to softswitching. The inclusion of an external capacitor can be necessary when using switches with low output capacitance.

TABLE 1. Converter Comparison.

This capacitance can be calculated as a function of a maximum dv/dt to attain the ZVS commutation. However, the increment of this capacitance requires more energy from the leakage inductance to maintain the ZVS operation.

IV. PROPOSED CONVERTER COMPARISON

Table I compares the proposed converter considering recent soft-switching high-gain structures using coupled inductors and voltage multiplier cells. The voltage gain and normalized switches and diodes voltage stress are shown and compared in Figures 7.a, 7.b, and 7.c, respectively, considering a coupled inductor turn ratio n=2 and m=2 for the converter proposed in [27] using three coupled windings.

The proposed structure presents the second highest voltage gain, as shown in Figure 7.a, lower only than the converter presented in [28] which employs more components and is therefore more complex. The proposed converter performs with the lowest switch voltage stress operating with a duty-cycle higher than 0.4, as shown in Figure 7.b. The low input current ripple presented by [25], [27] and by the proposed converter is desirable for renewable power sources such as photovoltaic systems. All compared topologies present suitable efficiencies, higher than 94% at nominal output power, operating with high switching frequency. However, the proposed converter increases efficiency by reducing the output power due to the soft-switching operation in all load ranges without excessive current stress. Therefore, the proposed converter presents the highest weighted efficiency.

The proposed converter does not present the common ground connection between the input and output. However, the soft-switching technique developed can also be applied to the structures presented in Figures 1.b, 1.c, or 1.d with similar operation characteristics in applications where the common ground is required.

Converter	Voltage gain (V _o /V _i)	Normalized switch voltage (V _S /V _o)	Normalized diode voltage (V _D /V _o)	Number of components				Input current	Nominal efficiency	Common Ground
				S	D	С	MC	ripple	and Weighted efficiency	
[25]	$\frac{1+n}{1-D}$	$\frac{1}{1+n}$	$\frac{n}{1+n}$	2	2	5	2	Low	η=95.7% η _{EU} =94.7% η _{CEC} =95.3%	Yes
[26]	$\frac{1+2\cdot n}{1-D}$	$\frac{1}{1+2\cdot n}$	$\frac{n}{1+2\cdot n}$	2	4	5	1	High	η=94.5% η _{eu} =93.9% η _{cec} =94.5%	Yes
[27]	$\frac{2+n}{1-D} + m$	$\frac{1}{2+n+m(1-D)}$	$\frac{(1+n+m)}{2+n+m(1-D)}$	2	2	4	2	Low	η=95.6% η _{eu} =95.6% η _{cec} =96.1%	Yes
[20]	$\frac{n!(2-D)}{(1-D)^2} + 1$	$\frac{(1-D)}{n \cdot (2-D) + (1-D)^2}$	$\frac{n}{n \cdot (2-D) + (1-D)^2}$	4	4	5	2	High	η=94.8% η _{EU} =93.1% η _{CEC} =94.1%	Yes
rioposed	$\frac{2+n+D\cdot(1+n)}{1-D}$	$\frac{1}{2+n+D\cdot(1+n)}$	$\frac{1+n}{2+n+D\cdot(1+n)}$	2	3	5	2	Low	η=94.5% η _{eu} =96.3% η _{cec} =96.5%	No

S: Switches; D: Diodes; C: Capacitors; MC: Magnetic Cores; n: Coupling inductor turn ratio; m: coupling inductor turn ratio for [27].



FIGURE 7. Proposed converter comparison (n=2). (a) Voltage gain; (b) Normalized switch voltage stress; (c) Normalized diode voltage stress.

V. EXPERIMENTAL RESULTS

The proposed converter presented in Figure 2 was tested with the implementation of the experimental prototype shown in Figure 8. Table II presents the converter parameters and specifications considered in the design procedure, following theoretical analysis and main equations discussed in section III. The prototype components' specifications are also included in Table II.

TABLE 2. Converter Specifications and Parameters.

Parameters	Specifications					
Input voltage (V _i)	30 V					
Output voltage (V _o)	450 V					
Output power (P_o)	200 W					
Switching frequency (f)	100 kHz					
L _p -L _s turn ration (n)	2					
Leakage inductance influence (β)	0.82					
Input current ripple (Δ_{iL1})	30% of i_{L1}					
S ₁ - S ₂	IRFP4768					
	$(V_{DS}=250 \text{ V/R}_{DSon}=14.5 \text{ m}\Omega)$					
D _{M1} - D _{M2} - D _{M3}	MBR40250					
	$(V_{RRM}=250 \text{ V} / I_F=40 \text{ A}, V_F=0.71 \text{ V})$					
C_{S} - C_{S1} - C_{M1}	$1 \mu\text{F}/400 \text{ V}$ (Polypropylene)					
L	95.41 μH					
	(EE/42-15 Thornton) 20 turns					
L _p - L _s	53.75 $\mu\mathrm{H}$ / 202.8 $\mu\mathrm{H}$ (EE/42-15					
	Thornton) 15 turns / 30 turns					
C ₀₁ -C ₀₂	$100 \mu\text{F}/400 \text{V}$ (Electrolytic)					



FIGURE 8. Experimental prototype of the ZVRT Modified SEPIC converter with coupling inductor and voltage multiplier cell.

Figure 9 shows the switch S_1 voltage and current operating with 100%, 50%, 25%, and 13% of the output power. The switch S_1 turn-on is the critical commutation depending on the coupling inductors' leakage inductance to attain ZVS operation. As can be observed in this figure, the switch S_1 capacitance is discharged, the intrinsic S_1 diode conducts, and then S_1 is turned on, maintaining the ZVS operation in all load ranges.

Figure 10 shows the switch S_2 voltage and current operating with 100%, 50%, 25%, and 13% of the output power.



Figure 9. Switch S₁ voltage and current operating with different output power. (a) $P_o=200$ W; (b) $P_o=100$ W; (c) $P_o=50$ W; (d) $P_o=26$ W.



FIGURE 10. Switch S_2 voltage and current operating with different output power. (a) $P_o=200$ W; (b) $P_o=100$ W; (c) $P_o=50$ W; (d) $P_o=26$ W.

The switch S_2 turn-on is the non-critical commutation operating with input inductor L_1 and coupled inductor L_p current, maintaining the ZVS operation in all load ranges.

The gate-source (V_{gate_S1} - V_{gate_S2}) and drain-source (V_{S1} - V_{S2}) voltages of the switches S_1 and S_2 operating with 100%, 50%, 25%, and 13% of the output power are presented in

Original Paper

Figure 11. ZVS operation is verified in all load ranges without overlapping the switches' voltage signals.

Figure 12 presents some converter waveforms operating at nominal output power. Both the output voltage and the capacitor C_S , C_{M1} and C_{S1} voltage follow the equations presented in section III.



FIGURE 11. Switches S_1 and S_2 drain-source and gate-source voltage operating with different output power. (a) $P_0=200$ W; (b) $P_0=100$ W; (c) $P_0=50$ W; (d) $P_0=26$ W.



FIGURE 12. Converter waveforms operating at the nominal output power. (a) Output voltage Vo and capacitors C_{S1} , C_S and C_{M1} voltages. (b) Diode D_{M1} voltage and current; (c) Diode D_{M2} voltage and current; (c) Diode D_{M3} voltage and current.

The diodes are blocked with zero current switching (ZCS) due to the presence of the leakage inductance of the coupled inductor.

The experimental efficiency of the proposed converter is shown in Figure 13, being equal to 94.55% at nominal output power $P_o=200$ W and the maximum efficiency of 98% at $P_o=70$ W, operating with a switching frequency of 100 kHz. The soft-switching operation at light load with low current stress increases the efficiency with load reduction.

The European weighted efficiency is EU=96.3%, and the California Energy Commission weighted efficiency is CEC=96.5%, considering the results presented in Figure 13.

The main converter losses are shown in Figure 14, with the magnetic elements being responsible for most of them.

VI. CONCLUSIONS

A high-efficiency Modified SEPIC converter operating with soft-switching and high voltage gain is presented in this paper. The inclusion of the ZVRT soft-switching technique

Eletrônica de Potência, Rio de Janeiro, v.29, e202411 2024.

for Modified SEPIC converters using voltage multiplier cells and coupled inductors is proposed using the leakage inductance in the soft-switching process. Compared with the original ZVRT soft-switching technique, in which a high inductor current ripple is necessary for the ZVS operation, the proposed technique uses the leakage inductance of the coupled inductor in the commutation process, resulting in low current stress and reduced conduction losses. The softswitching is maintained in all load range operating in CCM with reduced conduction losses. The simple implementation with the inclusion of only one active switch and highefficiency operation at light load are also highlighted. The efficiency of the proposed converter is equal to 94.55 % at the nominal output power of 200 W with 100 kHz of switching frequency. The maximum efficiency was 98% when operating at 70 W.



Po= 200 W / Total Losses = 10.85 W / Efficiency=94.85%



FIGURE 14. Main converter losses.

AUTHOR'S CONTRIBUTIONS

Conceptualization, Data Curation, Formal Analysis, Funding, Acquisition, Investigation, Methodology, Software, Validation, Visualization, Writing – Original Draft, Writing – Review & Editing: KRAVETZ, F.I.; Conceptualization, Data Curation, Funding Acquisition, Methodology, Project Administration, Resources, Supervision, Writing – Review & Editing: GULES, R.

PLAGIARISM POLICY

This article was submitted to the similarity system provided by Crossref and powered by iThenticate—Similarity Check.

REFERENCES

- [1] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg and B. Lehman, "Step-Up DC–DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications", IEEE Transactions on Power Electronics, vol. 32, no. 12, pp. 9143-9178, Dec. 2017, doi: 10.1109/TPEL.2017.2652318.
- [2] R. Gules, W. M. dos Santos, F. A. dos Reis, E. F. R. Romaneli, A. A. Badin, "A Modified SEPIC Converter With High Static Gain for Renewable Applications", IEEE Transactions on Power Electronics, vol. 29, no. 11, pp. 5860–5871, Nov 2014, doi:10.1109/TPEL.2013.2296053
- [3] B. Axelrod, Y. Berkovich, A. Ioinovici, "SwitchedCapacitor/Switched-Inductor Structures for Getting Transformerless Hybrid DC–DC PWM Converters", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 2, pp. 687–696, March 2008, doi: 10.1109/TCS1.2008.916403.
- [4] B. Faridpak, M. Bayat, M. Nasiri, R. Samanbakhsh, M. Farrokhifar, "Improved Hybrid Switched Inductor/Switched Capacitor DC–DC Converters", IEEE Transactions on Power Electronics, vol. 36, no. 3, pp. 3053–3062, March 2021, doi: 10.1109/TPEL.2020.3014278.
- [5] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, R. Gules, "Voltage Multiplier Cells Applied to Non-Isolated DC–DC Converters", IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 871–887, March 2008, doi: 10.1109/TPEL.2007.915762.
- [6] S. A. Ansari, J. S. Moghani, "A Novel High Voltage Gain Noncoupled Inductor SEPIC Converter", IEEE Transactions on Industrial Electronics, vol. 66, no. 9, pp. 7099–7108, Sep. 2019, doi: 10.1109/TIE.2018.2878127.
- [7] S. Hasanpour, A. Baghramian, H. Mojallali, "A Modified SEPIC-Based High Step-Up DC–DC Converter With Quasi-Resonant Operation for Renewable Energy Applications", IEEE Transactions on Industrial Electronics, vol. 66, no. 5, pp. 3539–3549, May 2019, doi:10.1109/TIE.2018.2851952.
- [8] R. Moradpour, H. Ardi and A. Tavakoli, "Design and Implementation of a New SEPIC-Based High Step-Up DC/DC Converter for Renewable Energy Applications", IEEE Transactions on Industrial Electronics, vol. 65, no. 2, pp. 1290-1297, Feb. 2018, doi: <u>10.1109/TIE.2017.2733421</u>.
- [9] F. I. Kravetz, R. Gules, "Modified SEPIC converter with serial magnetic coupling and voltage multiplier cell", in 2016 12th IEEE International Conference on Industry Applications (INDUSCON), pp. 1–7, Nov 2016, doi:10.1109/INDUSCON.2016.7874523.
- [10] E. Deschamps, I. Barbi, "Conversores estáticos cc-cc com comutação suave", Eletrônica de Potência, vol. 2, no. 1, Jun. 1997, doi: <u>10.18618/REP.1997.1.001012</u>.
- [11] X. -F. Cheng, C. Liu, D. Wang and Y. Zhang, "State-of-the-Art Review on Soft-Switching Technologies for Non-Isolated DC-DC Converters," IEEE Access, vol. 9, pp. 119235-119249, August 2021, doi: 10.1109/ACCESS.2021.3107861.
- [12] C. Henze, H. Martin, D. Parsley, "Zero-voltage switching in high frequency power converters using pulse width modulation", in APEC '88 Third Annual IEEE Applied Power Electronics Conference and Exposition, pp. 33–40, Feb 1988, doi:10.1109/APEC.1988.10578.
- [13] V. Sankaranarayanan, Y. Gao, R. W. Erickson and D. Maksimovic, "Online Efficiency Optimization of a Closed-Loop Controlled SiC-Based Bidirectional Boost Converter", IEEE Transactions on Power Electronics, vol. 37, no. 4, pp. 4008-4021, April 2022, doi: 10.1109/TPEL.2021.3123965.
- [14] G. Hua and F. C. Lee, "Soft-switching techniques in PWM converters", IEEE Transactions on Industrial Electronics, vol. 42, no. 6, pp. 595-603, Dec. 1995, doi: 10.1109/41.475500.
- [15] F. I. Kravetz, R. Gules, "Soft-Switching High Static Gain Modified SEPIC Converter", IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 6, pp. 6739–6747, Dec 2021, doi: 10.1109/JESTPE.2021.3079573.
- [16] Y. Zhao, W. Li and X. He, "Single-Phase Improved Active Clamp Coupled-Inductor-Based Converter With Extended Voltage Doubler Cell", IEEE Transactions on Power Electronics, vol. 27, no. 6, pp. 2869-2878, June 2012, doi: 10.1109/TPEL.2011.2176752.
- [17] Y. Wang, S. Gao and D. Xu, "A 1-MHz-Modified SEPIC With ZVS Characteristic and Low-Voltage Stress", IEEE Transactions on Industrial Electronics, vol. 66, no. 5, pp. 3422-3426, May 2019, doi: 10.1109/TIE.2018.2851974.

- [18] S. Gao, Y. Wang, Y. Liu, Y. Guan and D. Xu, "A Novel DCM Soft-Switched SEPIC-Based High-Frequency Converter With High Step-Up Capacity", IEEE Transactions on Power Electronics, vol. 35, no. 10, pp. 10444-10454, Oct. 2020, doi: 10.1109/TPEL.2020.2975130.
- [19] S. Gao, Y. Wang, Y. Guan and D. Xu, "A High-Frequency High Voltage Gain Modified SEPIC With Integrated Inductors", IEEE Transactions on Industry Applications, vol. 55, no. 6, pp. 7481-7490, Nov.-Dec. 2019, doi: 10.1109/TIA.2019.2909498.
- [20] S. Gao, Y. Wang, Y. Guan and D. Xu, "A High Step Up SEPIC-Based Converter Based on Partly Interleaved Transformer", IEEE Transactions on Industrial Electronics, vol. 67, no. 2, pp. 1455-1465, Feb. 2020, doi: 10.1109/TIE.2019.2910044.
- [21] S. A. Ansari and J. S. Moghani, "A Novel High Voltage Gain Noncoupled Inductor SEPIC Converter", IEEE Transactions on Industrial Electronics, vol. 66, no. 9, pp. 7099-7108, Sept. 2019, doi: 10.1109/TIE.2018.2878127.
- [22] H. Ardi and A. Ajami, "Study on a High Voltage Gain SEPIC-Based DC–DC Converter With Continuous Input Current for Sustainable Energy Applications", IEEE Transactions on Power Electronics, vol. 33, no. 12, pp. 10403-10409, Dec. 2018, doi: 10.1109/TPEL.2018.2811123.
- [23] S. Hasanpour, T. Nouri, F. Blaabjerg and Y. P. Siwakoti, "High Step-Up SEPIC-Based Trans-Inverse DC–DC Converter With Quasi-Resonance Operation for Renewable Energy Applications", IEEE Transactions on Industrial Electronics, vol. 70, no. 1, pp. 485-497, Jan. 2023, doi: <u>10.1109/TIE.2022.3150103</u>.
- [24] S. Hasanpour and S. S. Lee, "New Step-Up DC/DC Converter With Ripple-Free Input Current", IEEE Transactions on Power Electronics, vol. 39, no. 2, pp. 2811-2821, Feb. 2024, doi: 10.1109/TPEL.2023.3336005.
- [25] Mohammadi, M., Taheri, M., MiliMonfared, J., Abbasi, B. and Behbahani, M.R.M. (2014), "High step-up DC–DC converter with ripple free input current and soft switching", IET Power Electronics, vol. 7, no. 12, pp. 3023-3032, Dec. 2014. doi: <u>10.1049/iet-pel.2013.0881</u>.
- [26] S. Sathyan, H. M. Suryawanshi, B. Singh, C. Chakraborty, V. Verma and M. S. Ballal, "ZVS–ZCS High Voltage Gain Integrated Boost Converter for DC Microgrid", IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 6898-6908, Nov. 2016, doi: 10.1109/TIE.2016.2582460.
- [27] M. R. S. de Carvalho, E. A. O. Barbosa, F. Bradaschia, L. R. Limongi and M. C. Cavalcanti, "Soft-Switching High Step-Up DC–DC Converter Based on Switched-Capacitor and Autotransformer Voltage Multiplier Cell for PV Systems", IEEE Transactions on Industrial Electronics, vol. 69, no. 12, pp. 12886-12897, Dec. 2022, doi: 10.1109/TIE.2022.3142432.
- [28] P. Mohseni, S. H. Hosseini and M. Maalandish, "A New Soft Switching DC–DC Converter With High Voltage Gain Capability", IEEE Transactions on Industrial Electronics, vol. 67, no. 9, pp. 7386-7398, Sept. 2020, doi: <u>10.1109/TIE.2019.2941130</u>.

BIOGRAPHIES

Fabio Inocêncio Kravetz was born in Wenceslau Braz, Paraná, Brazil, in 1982. He received the B.S. degree in electrical engineering, emphasis on electronics and telecommunications from the Federal University of Technology—Paraná (UTFPR), Curitiba, Brazil, in 2014, and the M.S. and Ph.D. degrees from the Federal University of Technology—Paraná (UTFPR), in 2018 and 2023, respectively. His research interests include renewable energy applications and power electronics.

Roger Gules was born in Bento Gonçalves, Brazil, in 1971. He received the B.S. degree from the Federal University of Santa Maria (UFSM), Santa Maria, Brazil, in 1995, and the M.S. and Ph.D. degrees from the Federal University of Santa Catarina (UFSC), Florianopolis, Brazil, in 1998 and 2001, respectively. From 2001 to 2005, he was a Professor at the Universidade do Vale do Rio dos Sinos, São Leopoldo, Brazil. Since 2006, he has been a Professor at the Federal University of Technology (UTFPR)—Paraná, Curitiba, Brazil. His research interests include high-frequency power conversion, renewable energy applications, and high-power factor rectifiers. Dr. Gules is a member of the Brazilian Power Electronic Society, IEEE Power Electronics Society, and IEEE Industrial Electronics Society.