

Received March 04, 2024; accepted July 05, 2024; Date of publication July 29, 2024.

The review of this paper was arranged by Associate Editor Edivan L. C. da Silva[✉] and Editor-in-Chief Heverton A. Pereira[✉]

Digital Object Identifier <http://doi.org/10.18618/10.18618/REP.2005.2.029035>

A Finite Control Set Model Predictive Control Algorithm with Low Complexity for Neutral-Point Clamped Converters with Switching Constraints

Dimas A. Schuetz^{✉1}, Fernanda de M. Carnielutti^{✉1}, Mokhtar Aly^{✉2}, Margarita Norambuena^{✉3}, José Rodríguez^{✉2}, Humberto Pinheiro^{✉1}

¹Federal University of Santa Maria, Research Group of Power Electronics and Control, Santa Maria, RS, Brazil.

²Universidad San Sebastian, Facultad de Ingeniería y Tecnología, Bellavista, Santiago, Chile.

³Universidad Tecnica Federico Santa Maria, Electric Engineering Department, Valparaíso, Chile.

e-mails: dimasschuetz@gmail.com, fernanda.carnielutti@gmail.com, mokhtar.aly@uss.cl, margarita.norambuena@usm.cl, jose.rodriguez@uss.cl, humberto.ctlab.ufsm.br@gmail.com

ABSTRACT This paper proposes a Finite Control Set Model Predictive Control algorithm with low complexity for three-phase grid-tied Neutral-Point Clamped converters with switching constraints. The system model is represented in the converter output line-to-line voltage coordinates, where the voltage vectors are integer values. First, the unconstrained solution is obtained to control the converter-side currents. Ellipse constraints are inscribed in the Space Vector diagram to ensure the switching transitions between only adjacent levels in the phase voltages. Moreover, the inverter voltage vector to be implemented in the next sampling period is obtained with low complexity by rounding the constrained voltage vector. Afterward, a cost function is calculated for the redundancies of the chosen inverter voltage vector, aiming to balance the DC-link capacitor voltages. The proposed algorithm presents advantages such as low computation burden, fast transient response, and good steady-state performance. Real-time Hardware-in-the-Loop results are presented to demonstrate the good performance of the proposed algorithm compared to other techniques with a reduced computational burden. Moreover, experimental results show the effectiveness of the proposed algorithm in terms of transient response and steady-state performance.

KEYWORDS Computational burden, Finite Control Set Model Predictive Control, grid-tied converters, Neutral-Point Clamped.

I. INTRODUCTION

Finite Control Set Model Predictive Control (FCS-MPC) has emerged as a competitive alternative for multilevel converters due to its numerous advantages over classical control techniques [1], [2]. These advantages include the integration of system and converter operation constraints, the ability to control multiple variables, and the incorporation of control and modulation within the same algorithm [3]. Recent developments consolidate the application of FCS-MPC algorithms for various classical voltage-fed multilevel converter topologies, such as Neutral-Point Clamped (NPC), Flying Capacitor (FC), Cascaded H-Bridge (CHB), Modular Multilevel Converter (MMC), among others [4]–[7]. The complexity of the FCS-MPC algorithm is typically related to the number of levels in the converter and the prediction horizon [8]. As a result, the computational burden of the FCS-MPC is usually high for multilevel converters with a high number of levels, requiring digital processors with high computational capability for real-time calculations.

Considering the NPC converter, several FCS-MPC algorithms have been recently proposed in the literature [9]–[11]. In this context, the cost function for the MPC algo-

gorithm can be designed according to the application of the NPC converter to control different variables, such as the output currents and voltages, balance the voltages of the dc-link capacitors, control the neutral-point current, reduce the common-mode voltages and minimize the switching losses of the semiconductor devices [12]–[14]. Moreover, to minimize the MPC algorithm's computational burden for the NPC converter, a fast MPC was proposed in [15] to find the nearest vector from the optimal voltage reference in $\alpha\beta$ coordinates. Also, in [12], a computationally efficient Direct MPC was proposed for a Back-to-Back NPC converter system for a wind generation plant. The voltage vectors are divided into different regions, and by the appropriate selection of the candidate regions, a reduced number of voltage vectors is considered for the cost function calculations.

Usually, the conventional FCS-MPC algorithms proposed for multilevel converters require a high computational burden for evaluating the cost function online, due to the high number of possible voltage vectors. Therefore, different authors have been working to deal with this issue and some alternatives have been proposed in the literature [16]. In this context, it is possible to mention the division of

the whole optimization problem into smaller ones [17]–[20], the implementation of optimization algorithms, such as the Sphere Decoding Algorithm (SDA) [21], as well as dynamic programming and greedy algorithms, which are also proposed to reduce the computational burden of the FCS-MPC algorithms [22]. Moreover, in [23], a Cascaded FCS-MPC algorithm was proposed, that divides the optimization problem into two cascaded FCS-MPC problems. First, a cost function composed of a current tracking error term is considered. Afterward, a second cost function is evaluated for the redundancies of the voltage vector selected in the first stage. As a result, this approach avoids the need to design weighting factors for the cost function. Also, in [24], a simplified branch-and-bound algorithm is proposed for CHB converters to reduce the number of calculations of the FCS-MPC algorithm. In both cases, the computational burden depends on the number of voltage levels of the converter, and the execution time still increases when the number of converter voltage levels increases. Another alternative is minimizing the number of calculations for the cost function by reducing the set of candidate voltage vectors for each sampling period [25], [26].

In order to reduce the computational burden for digital implementation, this paper presents a low-complexity FCS-MPC algorithm for NPC converters with switching constraints and is an extension of the paper presented in [27]. The system model of the NPC converter connected to the grid by an LCL filter is represented in the converter output line-to-line voltage coordinates, where the converter voltage vectors have only integer entries. The unconstrained voltage reference to control the converter output currents is projected in the space vector diagram, which is also represented in the converter line-to-line voltage coordinates [28]. In addition, constraints of adjacent phase-voltage level transitions and feasibility are included in the Space Vector (SV) diagram, limiting the search space to a two-level SV diagram around the last implemented voltage vector. In each sampling period, first, the inverter voltage vector to be implemented is obtained by rounding the constrained reference, without the need for multiple cost function evaluations and weighing factors design. Then, the set of redundant phase-voltage vectors is defined based on common-mode voltage limitation criteria, and the redundancies with transitions only between adjacent phase voltage levels are considered by a cost function to balance the DC-link capacitor voltages. The proposed FCS-MPC algorithm presents advantages such as a low computational burden, fast transient response, and good steady-state performance. Moreover, it can be easily expanded to other multilevel topologies without loss of generality. The main contributions of this paper are:

- an improved literature review compared to [27];
- a detailed description of the proposed method with new analyses of each step of the algorithm;
- inclusion of the converter switching constraints as ellipses in the space vector diagram;

- experimental validation to demonstrate the good performance of the proposed algorithm;
- lower computational burden compared to the methods proposed in [22] and in [23].

The rest of the paper is divided as follows: Section II presents the system model of the grid-tied NPC converter in the line-to-line voltage coordinates; Section III describes the proposed FCS-MPC algorithm with the inverter constraints and control of the neutral-point current; Section IV presents Hardware-in-the-Loop (HIL) comparative results, and the experimental results of the proposed algorithm are shown in Section V. Finally, the main conclusions of this paper are summarized in Section VI.

II. SYSTEM MODEL

The system model of the proposed FCS-MPC is described in this section. Figure 1 presents the three-phase NPC converter connected to the grid by an LCL filter and Table 1 presents the switching states of the NPC converter.

A. Operation of the NPC Inverter

Compared to the two-level converter, the NPC converter presents advantages such as output voltages with a higher number of levels and reduced Total Harmonic Distortion (THD), lower reverse blocking voltages across the semiconductor devices for the same DC-link voltage. These advantages make the NPC converter suitable for power conversion applications, including renewable energy systems, electric vehicles, and industrial motor drives [29], [30].

The NPC converter presents a unique switching state combination for each output voltage level and there are no redundant switching states for each phase voltage level. On the other hand, some line-to-line voltage levels can be synthesized by different phase-voltage combinations of switching states, which are called redundancies. In the NPC converter, each redundancy can result in different current polarities in the neutral point of the DC link. Usually, under normal operation conditions, the blocking voltages across the NPC semiconductor switches are clamped to half the value of the DC-link voltage. However, due to some non-idealities, such as dead-time, parasitic capacitances, and inductances, the internal switches (S_{2x} and S_{3x}) can be submitted to the total DC-link voltage [31]. To prevent this over-voltage across the semiconductor devices S_{2x} and S_{3x} and ensure the safe operation of the NPC converter, the transition between states “−1” to “1”, and vice-versa, should be avoided [32].

B. Simplified System Model

In this paper, the LCL filter is approximated by an L filter and the filter capacitor voltages are considered as the disturbances [33]. As a result, only the inverter-side currents and filter capacitor voltages need to be measured, reducing the number of sensors in the system. Moreover, resistors are included in series with the filter capacitors to reduce the effects of the LCL filter resonance.




FIGURE 1. Three-phase grid-tied NPC converter with LCL filter [27].

TABLE 1. Phase Switching States of the NPC inverter.

State	S_{1x}	S_{2x}	S_{3x}	S_{4x}	Phase Voltage (u_{xn})
1	ON	ON	OFF	OFF	$V_{DC}/2$
0	OFF	ON	ON	OFF	0
-1	OFF	OFF	ON	ON	$-V_{DC}/2$

By applying Kirchoff's Voltage Law (KVL) in the inverter-side of the LCL filter, it is possible to write the system equations [27], [28]:

$$\begin{aligned} -u_{an} + L_1 \frac{di_{a1}}{dt} + v_{Ca} - v_{Cb} - L_1 \frac{di_{b1}}{dt} + u_{bn} &= 0, \\ -u_{bn} + L_1 \frac{di_{b1}}{dt} + v_{Cb} - v_{Cc} - L_1 \frac{di_{c1}}{dt} + u_{cn} &= 0, \end{aligned} \quad (1)$$

where u_{an} , u_{bn} and u_{cn} represent the NPC output phase voltages, v_{Ca} , v_{Cb} and v_{Cc} are the LCL filter capacitor voltages, i_{a1} , i_{b1} and i_{c1} are the converter-side currents and L_1 is the converter-side filter inductance. Given that the voltage vectors of a three-leg converter are always located in a plane, a two-dimensional coordinate system can be chosen to represent them [34], [35]. From (1), the dynamic equations of the system can be represented in the output line-to-line coordinates, resulting in:

$$\begin{aligned} L_1 \frac{d}{dt} (i_{ab1}) &= -v_{Cab} + u_{ab}, \\ L_1 \frac{d}{dt} (i_{bc1}) &= -v_{Cbc} + u_{bc}, \end{aligned} \quad (2)$$

where i_{ab1} and i_{bc1} can be interpreted as the converter-side line-to-line currents, v_{Cab} and v_{Cbc} are the line-to-line filter capacitor voltages and u_{ab} and u_{bc} are the line-to-line converter output voltages. In this paper, the "ca" currents are omitted, once they are linearly dependent on "ab" and "bc". Figure 2 shows the SV diagram for the three-phase NPC inverter, which is represented in the output line-to-line voltages coordinate system and normalized to half the value of the dc-link voltage, where the voltage vectors assume only integer values [28].

To obtain the discrete-time system equations, a fixed small sampling period T_s is assumed, and the Euler discretization




FIGURE 2. Normalized SV diagram for a three-phase NPC inverter in the output line-to-line voltages coordinate system [28].

method is applied to (2), which results in:

$$\begin{aligned} i_{ab1(k+1)} &= i_{ab1(k)} + \frac{T_s}{L_1} u_{ab(k)} - \frac{T_s}{L_1} v_{Cab(k)}, \\ i_{bc1(k+1)} &= i_{bc1(k)} + \frac{T_s}{L_1} u_{bc(k)} - \frac{T_s}{L_1} v_{Cbc(k)}, \end{aligned} \quad (3)$$

which are also represented in the output line-to-line voltage coordinate system.

III. PROPOSED FCS-MPC ALGORITHM

This section presents the proposed FCS-MPC, whose block diagram is shown in Figure 3. In this paper, it is considered that the inverter-side currents $\mathbf{i}_1 = [i_{ab1} \ i_{bc1}]^T$ will properly track their references $\mathbf{i}_1^* = [i_{ab1}^* \ i_{bc1}^*]^T$ for each sampling period, such as [36]:

$$\begin{aligned} i_{ab1(k+2)} &= i_{ab1(k+2)}^*, \\ i_{bc1(k+2)} &= i_{bc1(k+2)}^*, \end{aligned} \quad (4)$$

where the sampling period $k+2$ considers the time delay for digital implementation on the microprocessor. The references for the converter-side currents (i_1^*) can be obtained from the grid-side currents references (i_2^*), in the stationary reference frame $\alpha\beta$, by compensating the reactive power of the LCL filter capacitor, as [33]:

$$\begin{bmatrix} i_{1\alpha}^* \\ i_{1\beta}^* \end{bmatrix} = \begin{bmatrix} i_{2\alpha}^* \\ i_{2\beta}^* \end{bmatrix} + \omega C_f \begin{bmatrix} 0 & -1 \\ 1 & 0 \end{bmatrix} \begin{bmatrix} v_{C\alpha} \\ v_{C\beta} \end{bmatrix}. \quad (5)$$

By substituting (4) in (3) and considering the implementation delay, the inverter unconstrained output voltage references to achieve the current references in the next sampling period can be determined as:

$$\begin{aligned} u_{ab(k+1)}^* &= \frac{L_1}{T_s} (i_{ab1(k+2)}^* - i_{ab1(k+1)}) + v_{Cab(k+1)}, \\ u_{bc(k+1)}^* &= \frac{L_1}{T_s} (i_{bc1(k+2)}^* - i_{bc1(k+1)}) + v_{Cbc(k+1)}, \end{aligned} \quad (6)$$

where the unconstrained line-to-line reference voltage vector is defined as $\mathbf{u}_{(k+1)}^* = [u_{ab(k+1)}^* \ u_{bc(k+1)}^*]^T$.

Note that the current references in the stationary reference frame ($\alpha\beta$) for $k+2$ can be estimated from the values of




FIGURE 3. Block diagram of the proposed FCS-MPC algorithm.

the current references for k , considering the fundamental component, as:

$$\begin{bmatrix} i_{1\alpha}^*(k+2) \\ i_{1\beta}^*(k+2) \end{bmatrix} = \begin{bmatrix} \cos(2\omega T_s) & -\sin(2\omega T_s) \\ \sin(2\omega T_s) & \cos(2\omega T_s) \end{bmatrix} \begin{bmatrix} i_{1\alpha}^*(k) \\ i_{1\beta}^*(k) \end{bmatrix}, \quad (7)$$

where the references in the inverter output line-to-line voltage system are obtained from a coordinate transformation.

A. Switching Constraints

In this paper, the unconstrained reference vector $\mathbf{u}^*(k+1)$ is limited to guarantee its feasibility and the proper voltage clamping of the NPC inverter. First, the unconstrained reference vector is constrained to a region where the candidate switching vectors have at least one redundancy that switches at most one level in each phase voltage from the last implemented vector. So, the voltage clamping of the internal switches of the NPC legs is ensured. Then, the reference voltage vector is constrained to result in a region where only feasible inverter voltage vectors can be selected from it.

To simplify the implementation of the constraints, ellipses are considered to limit the region for the reference voltage vector in the SV diagram, as illustrated in Figure 5. The quadratic equation of the ellipse is given by:

$$u_{ab}^2 + u_{ab}u_{bc} + u_{bc}^2 = c. \quad (8)$$

Initially, a coordinate translation is carried out, where the last implemented line-to-line voltage vector $\mathbf{u}(k) = [u_{ab}(k) \ u_{bc}(k)]^T$ is set as the origin of a new line-to-line coordinate system, such as:

$$\begin{aligned} u_{ab(k+1)}^{*'} &= u_{ab(k+1)}^* - u_{ab(k)}, \\ u_{bc(k+1)}^{*'} &= u_{bc(k+1)}^* - u_{bc(k)}. \end{aligned} \quad (9)$$

Then, the unconstrained vector in the new coordinates $\mathbf{u}_{(k+1)}^{*'} = [u_{ab(k+1)}^{*'} \ u_{bc(k+1)}^{*'}]^T$ is tested by the first ellipse constraint, which limits the convex hull of the candidate vectors and can be done by substituting (9) in (8), resulting in:

$$u_{ab(k+1)}^{*'} + u_{ab(k+1)}^{*'} u_{bc(k+1)}^{*'} + u_{bc(k+1)}^{*'} = c_{1(k+1)}, \quad (10)$$

where $c_{1(k+1)}$ is the calculated size of the ellipse for the unconstrained vector in the new coordinates and is computed at every sampling instant for a given voltage reference.

If $c_{1(k+1)}$ is larger than F_1 , which defines the maximum size of the ellipse where the set of candidate voltage vectors meet the first constraint, then the reference vector is limited as:

$$\begin{aligned} u_{ab(k+1)}^{*'} &= u_{ab(k+1)}^{*'} \sqrt{\frac{F_1}{c_{1(k+1)}}}, \\ u_{bc(k+1)}^{*'} &= u_{bc(k+1)}^{*'} \sqrt{\frac{F_1}{c_{1(k+1)}}}, \end{aligned} \quad (11)$$

where $F_1 = \frac{3}{16} V_{dc}^2$ is the maximum size of the ellipse of the switching constraint, represented by the blue curve in Figure 5. As a result, the limited SV space corresponds to a two-level SV diagram around $\mathbf{u}(k)$, as illustrated in Figure 5, where at least one redundancy of each voltage vector meets the switching transitions constraint.

Then, the constrained reference vector is remapped to the original line-to-line coordinate system (u_{ab}, u_{bc}), where the second constraint is evaluated to guarantee that the reference vector lies inside the maximum feasible region, as represented by the red ellipse in Figure 5. The second constraint is computed by:

$$u_{ab(k+1)}^{*2} + u_{ab(k+1)}^{*2} u_{bc(k+1)}^{*2} + u_{bc(k+1)}^{*2} = c_{2(k+1)}, \quad (12)$$

where $c_{2(k+1)}$ is the calculated size of the ellipse in the original coordinate system for a given reference voltage vector.

If $c_{2(k+1)}$ is larger than the maximum ellipse length for the feasible vectors F_2 , the reference vector is limited over it, as:

$$\begin{aligned} u_{ab(k+1)}^* &= u_{ab(k+1)}^* \sqrt{\frac{F_2}{c_{2(k+1)}}}, \\ u_{bc(k+1)}^* &= u_{bc(k+1)}^* \sqrt{\frac{F_2}{c_{2(k+1)}}}, \end{aligned} \quad (13)$$

where $F_2 = \frac{13}{16} V_{dc}^2$ is the maximum size of the ellipse of the feasible constraint, represented by the red curve in Figure 5. Note that the maximum size of each ellipse can be obtained by substituting the coordinates of any vector that lies over it, in (8).

A low complexity way to obtain the solution voltage vector to be implemented is by rounding the reference vector

such as:

$$\begin{bmatrix} u_{ab(k+1)} \\ u_{bc(k+1)} \end{bmatrix} = \text{round} \begin{bmatrix} u_{ab(k+1)}^* \\ u_{bc(k+1)}^* \end{bmatrix}. \quad (14)$$

In this paper, by introducing the ellipse constraints, the selected voltage vector, in the line-to-line voltage coordinates, presents at least one redundancy that has at most one phase-voltage level transition from the last implemented voltage vector. However, it can be noted that with the projection of the unconstrained solution over the ellipse constraints, the chosen vector may result in a sub-optimal solution, according to the operational point of the system [27]. On the other hand, the cost function difference between the sub-optimal and the optimal solution is small, resulting in a negligible impact on the grid-side currents tracking error.

In the SV diagram presented in Figure 2, some vectors have more than one combination of switching states which result in the same line-to-line voltages. To select a specific redundant vector in the phase-voltage space, a common-mode voltage criterion is used to generate the set of redundancies that present at most a single phase voltage level transition from the last implemented vector. It is based on the common-mode voltage difference Δv_o from the last implemented vector $\mathbf{u}_{(k)}$ to the candidate redundancies of the selected vector $\mathbf{u}_{(k+1)}^*$, such as:

$$\Delta v_o = v_o(\mathbf{u}_{(k)}) - v_o(\mathbf{u}_{(k+1)}^*), \quad (15)$$

where $v_o(\mathbf{u}_{(k)})$ is the common-mode voltage of the last implemented vector and $v_o(\mathbf{u}_{(k+1)}^*)$ refers to the common-mode voltage of the candidate redundancy.

Considering an SV diagram of a two-level three-phase inverter, where each phase voltage switches at most one level, the common mode voltage difference of two different voltage vectors is always less or equal to 2, i.e., $|\Delta v_o| \leq 2$. By expanding this criterion to the three-level SV diagram presented in Figure 2, the redundancies that satisfy it are selected as the set of candidate vectors $\Omega \mathbf{u}_{abc(k+1)}$ to be implemented in the next sampling period. On the other hand, the redundancies that present more than one switching transition in each phase from the last implemented vector are not included in the set of candidate vectors and can not be implemented in the next sampling period.

B. Cost Function for Neutral-Point Balance

From the set of redundant vectors, a cost function is evaluated to balance the DC-link voltage of the NPC converter. The cost function is composed of the capacitor voltage error, such as:

$$J = \left(\frac{V_{dc}}{2} - v_{c1(k+2)} \right)^2, \quad (16)$$

where $v_{c1(k+2)}$ corresponds to the predicted voltage over the upper DC link capacitor C_1 at sampling instant $(k+2)$, which can be estimated by:

$$v_{c1(k+2)} = v_{c1(k+1)} + \frac{T_s}{C_1} i_{c1(k+1)}, \quad (17)$$

where $i_{c1(k+1)}$ is the predicted current that will flow through C_1 . It can be estimated from the equation of the current that flows into the neutral point, that is:

$$i_{n(k+1)} = - \sum_x i_{x1(k+1)} \left(1 - 2 \left| \frac{u_{xn(k+1)}}{V_{dc}} \right| \right), \quad (18)$$

where $x \in \{a, b, c\}$ indicates the corresponding inverter phase and $2 \frac{u_{xn}}{V_{dc}} \in \{-1, 0, 1\}$ is the candidate inverter phase voltage to be implemented.

Given that the total DC link voltage is constant or varies slowly in time, we can assume that:

$$\frac{dV_{dc}}{dt} \approx 0, \quad (19)$$

we can write:

$$i_{c1} + i_{c2} = 0. \quad (20)$$

Now, from Kirchoff's Current Law (KCL) on the dc link mid-point node, as seen in Figure 1, we have:

$$i_{c1} + i_n = i_{c2}, \quad (21)$$

where the simultaneous solution of (20) and (21) results in:

$$i_{c1} = -\frac{1}{2} i_n. \quad (22)$$

Assuming that the total dc-link voltage is constant or varies slowly in time, as (21), we have:

$$i_{c1(k+1)} = \sum_x i_{x1(k+1)} \left(\frac{1}{2} - \left| \frac{u_{xn(k+1)}}{V_{dc}} \right| \right). \quad (23)$$

Since we are addressing a three-phase three-wire system, (23) can be simplified to:

$$i_{c1(k+1)} = - \sum_x i_{x1(k+1)} \left| \frac{u_{xn(k+1)}}{V_{dc}} \right|. \quad (24)$$

As a result, it is possible to obtain the feasible converter phase voltage vectors by mapping the constrained solution line-to-line voltage vector into the converter phase voltage space. For the NPC converter, one, two, or three inverter phase voltage vectors can be obtained for each line-to-line voltage vector, $\frac{2}{\sqrt{3}} [u_{an} \ u_{bn} \ -u_{cn}]^T$. In the cases where two or three redundancies satisfy the common-mode voltage difference (15), the cost function (16) is evaluated and the redundancy with the lowest cost function is implemented during the sampling period from $(k+1)$ to $(k+2)$. Figure 4 illustrates the flowchart of the proposed algorithm.

C. Numerical Example

Figure 5 shows an example of how the proposed algorithm works. Let us consider that, for a given sampling instant, the last implemented vector $\mathbf{u}_{(k)}$ was $u_{ab(k)} = 2$ and $u_{bc(k)} = -1$, normalized by half the DC-link voltage, as represented by the yellow dot in Figure 5. This vector has the phase-voltage coordinates as $\mathbf{u}_{abc(k)} = [1 \ -1 \ 0]^T$, which has $v_o(\mathbf{u}_{(k)}) = 0$. Given the normalized unconstrained reference $\mathbf{u}_{(k+1)}^* = [3.3 \ -0.2]^T$, illustrated by the first blue dot in Figure 5, the coordinate transformation results in $\mathbf{u}_{(k+1)}^{*'} = [1.3 \ 0.8]^T$. Calculating the ellipse equation




FIGURE 4. Flowchart of the proposed FCS-MPC algorithm.

for this vector results in $c_{1(k+1)} = 3.37$, while $F_1 = 0.75$. As $c_{1(k+1)} > F_1$, it is necessary to limit the reference vector over the blue ellipse using (11), which results in $\mathbf{u}_{(k+1)}^{*'} = [0.613 \quad 0.377]^T$. Now, by remapping this constrained vector to the line-to-line voltages coordinate system, it results in $\mathbf{u}_{(k+1)}^* = [2.613 \quad -0.633]^T$, as indicated by the second blue dot in Figure 5. The second constraint is then calculated by (12) and results in $c_{2(k+1)} = 5.5744$, with $F_2 = 3.25$, which indicates that the reference vector is outside the feasibility region of the SV diagram. Then, the reference vector should be limited over the red ellipse, resulting in $\mathbf{u}_{(k+1)}^* = [1.99 \quad -0.48]^T$, represented by the third blue dot in Figure 5. Finally, the nearest vector is found by rounding the constrained reference vector, as (14), which results in $\mathbf{u}_{(k+1)} = [2 \quad 0]^T$. Given that the selected vector does not present any redundancy, the phase coordinates vector for the next sampling is equal to $\mathbf{u}_{abc(k+1)} = [1 \quad -1 \quad -1]^T$.

As a second example, let us assume that the resultant vector from rounding a given constrained vector is




FIGURE 5. Normalized SV diagram with ellipse constraints and its resultant limited region.

$\mathbf{u}_{(k+1)} = [1 \quad 0]^T$, with the redundancies $[1 \quad 0 \quad 0]^T$ and $[0 \quad -1 \quad -1]^T$, and their common mode voltages 1 and -2, respectively. From (15), the common-mode voltage difference from the last implemented vector, $\mathbf{u}_{(k)} = [2 \quad -1]^T$, are -1 and 2, respectively, indicating that both redundancies present at most one voltage transition in the phase-voltages from the last implemented vector, and are included in the set of candidate vectors ($\Omega \mathbf{u}_{abc(k+1)}$). From the first redundancy, a current equal to $i_{a(k+1)}$ will flow into the neutral point while the second redundancy imposes a neutral-point current equal to $-i_{a(k+1)}$. For each case, (23) is calculated and the capacitor voltage $v_{c1(k+2)}$ is predicted. Aiming to bring the capacitor voltages close to their reference values, the cost function J is calculated for both redundancies, and the one with the lowest cost is implemented during the next sampling period.

Note that the cost function is computed at most two times for the NPC inverter, once the null vector does not affect the current at the neutral point. In addition, by the common-mode voltage criteria, the redundant state of the null vector which presents the minimum number of commutations from the last implemented vector, i.e., the lowest Δv_o , is automatically selected for the next sampling period. Compared to the classical FCS-MPC, where the cost function is computed for the 27 different converter switching states, the computational burden is significantly reduced, making it faster to compute by commercial microprocessors.

IV. HARDWARE-IN-THE-LOOP RESULTS

In this section, the performance of the proposed FCS-MPC algorithm is presented and compared to other FCS-MPC algorithms to highlight the advantages of the proposed technique. To do that, real-time Hardware-in-the-Loop results are obtained by Typhoon HIL model 404, and the algorithms are implemented in a Digital Signal Processor (DSP), model TMS320F28377D, from Texas Instruments, as demonstrated in Figure 6. In addition, the main system parameters are presented in Table 2.




FIGURE 6. Typhoon HIL 404 and test-bed for real-time results. (i) HIL device, (ii) DSP interface board, (iii) computer, and (iv) oscilloscope.

TABLE 2. System parameters of the grid-tied NPC with LCL filter for HIL and experimental results.


Parameter	Symbol	Value
Grid voltage	v_g	40/70 V
Grid Frequency	f	60 Hz
Grid impedance	Z_g	5 μH , 0.1 $\text{m}\Omega$
DC-link voltage	V_{DC}	100 V
DC-link capacitors	C_1, C_2	4700 μF
Inverter-side filter inductance	L_1	900 μH
LCL filter capacitance	C_f	100 μF
Damping resistance	R_d	1 Ω
Grid-side filter inductance	L_2	100 μH
Sampling frequency	f_s	40 kHz

Initially, the DC-link capacitor voltage balance is analyzed for two different power factors (PF). In this case, an unbalanced DC link is considered for PF=1, as presented in Fig. 7(a), and PF=0.7, such as in Fig. 7(b). As can be seen, when the test starts, the DC-link capacitor voltages of the NPC converter are quickly balanced to their reference value, indicating the effectiveness of the cost function adopted in the proposed algorithm. Although high-frequency ripple appears in the capacitor voltages for PF=0.7, they remain balanced to their reference values with similar capacitor voltages offset (vcf) as in the case where PF=1, which are 0.29% and 0.17%, respectively. The vcf is computed as:


$$vcf(\%) = 100 \frac{|V_{cc}/2 - \bar{v}_{c1}|}{V_{cc}/2}, \quad (25)$$

where \bar{v}_{c1} is the measured mean value of C_1 .

To compare the performance of the proposed FCS-MPC with similar low complexity approaches, a Branch and Bound FCS-MPC [22] and a Cascaded FCS-MPC [23] algorithms were implemented in the HIL device for the same system and parameters. The Branch and Bound FCS-MPC algorithm was proposed to reduce the computational burden of the classical FCS-MPC algorithms. In this approach, the optimization problem is reduced to a two-variable integer quadratic programming problem, where the global optimal solution is evaluated from an algorithm with reduced compu-



(a) PF=1.



(b) PF=0.7.

FIGURE 7. DC-link capacitor voltages balance. Horizontal scale: 20 ms/div.. Vertical: 20 V/div..

tational burden. On the other hand, the Cascaded FCS-MPC is based on the division into two cost functions, which are evaluated to, first, find the optimal vector that reduces the current tracking error and, second, obtain the redundancy to control the neutral point current. In this case, compared to the classical FCS-MPC algorithm for an NPC converter, the computational burden is reduced by minimizing the number of calculations of the cost function from 27 to 19 times.

In order to compare the dynamic response of the three algorithms, Figure 8 presents two grid-side currents and two inverter output line-to-line voltages for a step change in the current reference from 0 to 10A. As illustrated, it is possible to note the similarity of the three algorithms in terms of dynamic performance, where a fast transient response is obtained in all cases. In addition, the Fast Fourier Transform (FFT) of the PWM voltages is presented, indicating an equivalent harmonic spectrum for all algorithms. As illustrated, the main harmonic content is spread around 20 kHz, and the proposed Fast FCS-MPC algorithm presents the lowest THD compared to the other FCS-MPC strategies. Moreover, a steady-state comparison is presented in Table 3 in terms of computational burden, vcf , grid-side current THD, and current Root-Mean-Square Error (RMSE), settling time, and PWM voltages THD. Here, the RMSE is calculated by:

$$\text{RMSE} = \sqrt{\left(\frac{1}{n_s} \sum_{k=0}^{n_s} (i_2^*(k) - i_2(k))^2 \right)}, \quad (26)$$

where n_s is the number of samples in one cycle, i_2^* is the current reference, and i_2 means the measured current.




FIGURE 8. Grid currents, converter output line-to-line PWM voltages and their FFT spectra of similar FCS-MPC algorithms. Horizontal scale: 4 ms/div. Vertical: 100 V/div. and 10 A/div..

TABLE 3. Performance comparison of similar FCS-MPC algorithms.

FCS-MPC Algorithm	Execution Time (μ s)	Current THD (%)	Current RMSE (A)	Settling time (ms)	Capacitor voltage offset (%)	PWM Voltage THD (%)
Proposed	3.3	2.15	0.15	50	0.29	36.05
Cascaded [23]	17.0	1.95	0.14	70	0.31	37.79
Branch and Bound [24]	7.4	2.43	0.52	120	0.32	37.52

As presented in Table 3, the proposed FCS-MPC algorithm significantly reduces the computational burden once the inverter voltage vector can be chosen directly by rounding the constrained voltage reference. On the other hand, the cost function needs to be evaluated 19 times for the Cascaded and 5 times for the Branch and Bound algorithm, where complex equations must be determined to find the optimal vector. Moreover, the three FCS-MPC algorithms present similar performances in terms of current THD, RMSE, and capacitor voltage offset. In addition, a similar performance can be also observed in terms of settling time and THD of the PWM voltages. As a result, compared to these techniques, the proposed FCS-MPC algorithm presents the advantages of lower computational burden, switching transitions between only adjacent phase-voltage levels, and has a similar performance compared to optimal algorithms, such as the Cascaded and Branch and Bound FCS-MPC approaches.

V. EXPERIMENTAL RESULTS

To demonstrate the good performance of the proposed FCS-MPC algorithm, experimental results are provided for an NPC inverter connected to the grid by an LCL filter. To do this, an experimental reduced-scale prototype was developed,






FIGURE 9. Experimental prototype. (i) DC bus, (ii) NPC inverter, (iii) LCL filter, (iv) DSP board, (v) grid connection.

with the same system parameters of the LCL filter presented in Table 2. In the experimental setup, each phase of the NPC converter is implemented by the SK75MLI066T IGBT module, and the gate signals are obtained from the SKYPER 32 PRO drivers, both from SEMIKRON. The experimental setup is shown in Figure 9.


First, experimental results are presented for a step change in the current reference of the proposed FCS-MPC algorithm. Figure 10(a) shows the converter-side currents and Figure



(a) Inverter-side currents and line-to-line voltages.



(b) Grid-side currents.



(c) Inverter phase-voltages.

FIGURE 10. Transient response due to a step change in the current reference. Horizontal: 4 ms/div. Vertical: 10 A/div., 100 V/div., and 50V/div.

10(b) illustrates the line-to-line voltages, and the grid-side currents for a change in the current reference, from 0 to 10 A. As a result, a fast transient response is obtained with reduced steady-state tracking error, indicating the similarity with the results illustrated in Section IV. In addition, Figure 10(c) presents the phase voltages of the NPC inverter for the transient event previously considered. As demonstrated, the phase voltages present switching transitions only between adjacent levels, as expected by the switching constraint implemented in the proposed FCS-MPC algorithm.




FIGURE 11. DC bus and capacitor voltages and inverter-side current during a transient due to a step change in the current reference. Horizontal: 4 ms/div. Vertical: 10 A/div. and 25 V/div.

Moreover, Figure 11 presents the DC bus and the capacitor voltages, and one inverter-side current at the transient event. It is possible to see that the capacitor voltages remain balanced at their reference value, indicating the effectiveness of the cost function utilized to select the redundancy that minimizes the voltage deviation and to control the DC bus capacitor voltages of the proposed FCS-MPC algorithm.

VI. CONCLUSIONS

This paper presented an FCS-MPC algorithm with a low computational burden for NPC converter with switching constraints. The system model is formulated in the converter output line-to-line voltages, where integer coordinates represent the voltage vectors. In the resultant SV diagram, feasibility and the converter switching constraints are introduced, and the selected voltage vector to be implemented in the next sampling period is found by rounding the constrained reference. From the selected voltage vector, the set of redundancies is obtained from a common-mode voltage constraint criteria, ensuring that the converter switches between only adjacent phase voltage levels, which reduces the dv/dt of the output voltages. In addition, a cost function is evaluated for the set of redundant vectors to balance the DC-link capacitor voltages. As a result, the cost function is evaluated at most two times, reducing the computational burden of the algorithm, which is verified by the measurement of the DSP execution time. Although the proposed algorithm can implement a sub-optimal solution in some sampling periods, real-time comparison results indicate a similar performance with optimal FCS-MPC algorithms regarding grid currents, THD, and tracking error, settling time, PWM voltages THD, and capacitor voltage offset. Finally, experimental results for the NPC inverter are provided and illustrate the fast transient response and good performance of the proposed FCS-MPC algorithm, preserving the DC-link voltage balance and the switching constraints of the converter.

ACKNOWLEDGEMENTS

This study was financed in part by the Coordenação de Aperfeiçoamento de Pessoal de Nível Superior – Brasil (CAPES/PROEX) – Finance Code 001, in part by the Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq), in part by Fundação de Amparo à Pesquisa do Estado do RS (FAPERGS), finance code 21/2551-0000731-1, in part by ANID through projects SERC Chile (ANID/FONDAP15110019), AC3E (ANID/Basal/FB0008), ACT192013, 1210208 and 1230250.

AUTHOR'S CONTRIBUTIONS

SCHUETZ, D.A.: Conceptualization, Data Curation, Formal Analysis, Funding Acquisition, Investigation, Methodology, Project Administration, Resources, Software, Validation, Writing – Original Draft. **CARNIELUTTI, F.M.:** Conceptualization, Data Curation, Formal Analysis, Funding Acquisition, Investigation, Methodology, Resources, Supervision, Validation, Visualization, Writing – Original Draft, Writing – Review & Editing. **ALY, M.:** Visualization, Writing – Review & Editing. **NORAMBUENA, M.:** Funding Acquisition, Visualization, Writing – Review & Editing. **RODRIGUEZ, J.:** Funding Acquisition, Validation, Visualization, Writing – Review & Editing. **PINHEIRO, H.:** Conceptualization, Formal Analysis, Funding Acquisition, Investigation, Methodology, Resources, Supervision, Validation, Writing – Review & Editing.

PLAGIARISM POLICY

This article was submitted to the similarity system provided by Crossref and powered by iThenticate – Similarity Check.

REFERENCES

- [1] R. E. Pérez-Guzmán, M. Rivera, P. W. Wheeler, “Recent Advances of Predictive Control in Power Converters”, in *2020 IEEE International Conference on Industrial Technology (ICIT)*, pp. 1100–1105, Feb. 2020, doi:10.1109/ICIT45562.2020.9067169.
- [2] J. Rodriguez, C. Garcia, A. Mora, S. A. Davari, J. Rodas, D. F. Valencia, M. Elmorshedy, F. Wang, K. Zuo, L. Tarisciotti, F. Flores-Bahamonde, W. Xu, Z. Zhang, Y. Zhang, M. Norambuena, A. Emadi, T. Geyer, R. Kennel, T. Dragicevic, D. A. Khaburi, Z. Zhang, M. Abdelrahman, N. Mijatovic, “Latest Advances of Model Predictive Control in Electrical Drives—Part II: Applications and Benchmarking With Classical Control Methods”, *IEEE Transactions on Power Electronics*, vol. 37, no. 5, pp. 5047–5061, May 2022, doi:10.1109/TPEL.2021.3121589.
- [3] J. Rodriguez, C. Garcia, A. Mora, F. Flores-Bahamonde, P. Acuna, M. Novak, Y. Zhang, L. Tarisciotti, S. A. Davari, Z. Zhang, F. Wang, M. Norambuena, T. Dragicevic, F. Blaabjerg, T. Geyer, R. Kennel, D. A. Khaburi, M. Abdelrahman, Z. Zhang, N. Mijatovic, R. P. Aguilera, “Latest Advances of Model Predictive Control in Electrical Drives—Part I: Basic Concepts and Advanced Strategies”, *IEEE Transactions on Power Electronics*, vol. 37, no. 4, pp. 3927–3942, Apr. 2022, doi:10.1109/TPEL.2021.3121532.
- [4] R. Vargas, P. Cortes, U. Ammann, J. Rodriguez, J. Pontt, “Predictive Control of a Three-Phase Neutral-Point-Clamped Inverter”, *IEEE Transactions on Industrial Electronics*, vol. 54, no. 5, pp. 2697–2705, Oct. 2007, doi:10.1109/TIE.2007.899854.
- [5] P. Lezana, R. Aguilera, D. E. Quevedo, “Model Predictive Control of an Asymmetric Flying Capacitor Converter”, *IEEE Transactions on Industrial Electronics*, vol. 56, no. 6, pp. 1839–1846, Jun. 2009, doi:10.1109/TIE.2008.2007545.
- [6] G. A. Pangratz, W. C. A. Pereira, Y. R. Novaes, J. A. Alves, M. Rivera, “Model Predictive Control of Cascaded H-Bridge Inverters Driving Induction Motors”, in *2023 IEEE 8th Southern Power Electronics Conference and 17th Brazilian Power Electronics Conference (SPEC/COBEP)*, pp. 1–8, Nov. 2023, doi:10.1109/SPEC56436.2023.10408292.
- [7] L. F. Crispino, L. G. B. Rolim, “Model predictive control of a modular multilevel converter with a reduced number of states”, in *2017 Brazilian Power Electronics Conference (COBEP)*, pp. 1–6, Nov. 2017, doi:10.1109/COBEP.2017.8257227.
- [8] T. Geyer, *Model Predictive Control of High Power Converters and Industrial Drives*, 1st ed., John Wiley & Sons, Inc., Chichester, West Sussex, United Kingdom, Sept. 2016, doi:10.1002/9781119010883.
- [9] F. Donoso, A. Mora, R. Cárdenas, A. Angulo, D. Sáez, M. Rivera, “Finite-Set Model-Predictive Control Strategies for a 3L-NPC Inverter Operating With Fixed Switching Frequency”, *IEEE Transactions on Industrial Electronics*, vol. 65, no. 5, pp. 3954–3965, May 2018, doi:10.1109/TIE.2017.2760840.
- [10] M. Li, S. Zhan, B. Chu, X. Yan, “Model Predictive Control of Neutral Point Clamped Inverter with Reduced Switching Frequency”, in *2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia)*, pp. 1090–1096, May 2019, doi:10.23919/ICPE2019-ECCEAsia42246.2019.8797232.
- [11] E.-S. Jun, M. H. Nguyen, S.-S. Kwak, “Model Predictive Control Method With NP Voltage Balance by Offset Voltage Injection for Three-Phase Three-Level NPC Inverter”, *IEEE Access*, vol. 8, pp. 172175–172195, Sept. 2020, doi:10.1109/ACCESS.2020.3024634.
- [12] E. Liegmann, P. Karamanakos, T. Geyer, T. Mouton, R. Kennel, “Long-horizon direct model predictive control with active balancing of the neutral point potential”, in *2017 IEEE International Symposium on Predictive Control of Electrical Drives and Power Electronics (PRECEDE)*, pp. 89–94, Sept. 2017, doi:10.1109/PRECEDE.2017.8071274.
- [13] J. Liu, Y. Sun, L. Liu, J. Kuang, H. Chen, “Model Predictive Torque Control of NPC Three-Level Inverter for Induction Motor Based on Generalized Two-Vectors Considering Neutral-Point Potential Balance”, in *2023 IEEE PELS Students and Young Professionals Symposium (SYPS)*, pp. 1–6, Aug. 2023, doi:10.1109/SYPS59767.2023.10268232.
- [14] H. Niu, Z. Ma, Y. Han, G. Chen, Z. Liao, G. Lin, “Model Predictive Control with Common-Mode Voltage Minimization for a Three-level NPC Inverter PMLSM Drive System”, in *2021 13th International Symposium on Linear Drives for Industry Applications (LDIA)*, pp. 1–5, July 2021, doi:10.1109/LDIA49489.2021.9505886.
- [15] J. D. Barros, J. F. A. Silva, E. G. A. Jesus, “Fast-Predictive Optimal Control of NPC Multilevel Converters”, *IEEE Transactions on Industrial Electronics*, vol. 60, no. 2, pp. 619–627, Feb. 2013, doi:10.1109/TIE.2012.2206352.
- [16] P. Karamanakos, E. Liegmann, T. Geyer, R. Kennel, “Model Predictive Control of Power Electronic Systems: Methods, Results, and Challenges”, *IEEE Open Journal of Industry Applications*, vol. 1, pp. 95–114, Aug. 2020, doi:10.1109/OJIA.2020.3020184.
- [17] A. Bahrami, M. Norambuena, M. Narimani, J. Rodriguez, “Model Predictive Current Control of a Seven-Level Inverter With Reduced Computational Burden”, *IEEE Transactions on Power Electronics*, vol. 35, no. 6, pp. 5729–5740, June 2020, doi:10.1109/TPEL.2019.2952533.
- [18] P. Cortés, A. Wilson, S. Kouro, J. Rodriguez, H. Abu-Rub, “Model Predictive Control of Multilevel Cascaded H-Bridge Inverters”, *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2691–2699, Aug. 2010, doi:10.1109/TIE.2010.2041733.
- [19] C. Xia, T. Liu, T. Shi, Z. Song, “A Simplified Finite-Control-Set Model-Predictive Control for Power Converters”, *IEEE Transactions on Industrial Informatics*, vol. 10, no. 2, pp. 991–1002, May 2014, doi:10.1109/TII.2013.2284558.
- [20] B. Stellato, T. Geyer, P. J. Goulart, “High-Speed Finite Control Set Model Predictive Control for Power Electronics”, *IEEE Transactions on Power Electronics*, vol. 32, no. 5, pp. 4007–4020, May 2017, doi:10.1109/TPEL.2016.2584678.
- [21] R. Amir, A. Hasan, O. Hasan, “Approximate Sphere Decoding Based Model Predictive Control of Cascaded H-Bridge Inverters”, in *2019 IEEE 13th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG)*, pp. 1–6, Apr. 2019, doi:10.1109/CPE.2019.8862374.
- [22] Y. Zhang, X. Wu, X. Yuan, Y. Wang, P. Dai, “Fast Model Predictive Control for Multilevel Cascaded H-Bridge STATCOM

- With Polynomial Computation Time”, *IEEE Transactions on Industrial Electronics*, vol. 63, no. 8, pp. 5231–5243, Aug. 2016, doi:10.1109/TIE.2016.2572662.
- [24] M. Norambuena, S. Dieckerhoff, S. Kouro, J. Rodriguez, “Finite control set model predictive control of a stacked multicell converter with reduced computational cost”, in *IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society*, pp. 001819–001824, Nov. 2015, doi:10.1109/IECON.2015.7392365.
- [24] Y. Zhang, X. Wu, X. Yuan, “A Simplified Branch and Bound Approach for Model Predictive Control of Multilevel Cascaded H-Bridge STATCOM”, *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 7634–7644, Oct. 2017, doi:10.1109/TIE.2017.2698360.
- [25] T. Martins Bezerra, N. Rocha, A. De Medeiros Maciel, E. Luiz Lopes Fabrício, K. Bezerra De Carvalho, “Predictive Control Applied to Three-Phase Four-Wire Shunt Active Power Filters: An Innovative Approach”, in *2023 IEEE 8th Southern Power Electronics Conference and 17th Brazilian Power Electronics Conference (SPEC/COBEP)*, pp. 1–7, Nov. 2023, doi:10.1109/SPEC56436.2023.10408551.
- [26] F. S. Guedes, N. Rocha, A. M. Maciel, A. J. Sguarezi Filho, “Finite-Set Model Predictive Direct Power Control for DFIG with Reduced Number of Voltage Vectors”, *Revista Eletrônica de Potência*, vol. 28, no. 1, p. 63–73, Feb. 2023, doi:10.18618/REP.2023.1.0025.
- [27] D. A. Schuetz, F. Carnielutti, M. Aly, M. Norambuena, J. Rodriguez, H. Pinheiro, “Low Complexity Finite Control Set Model Predictive Control for Neutral-Point Clamped Converters with Switching Constraints”, in *2023 IEEE 8th Southern Power Electronics Conference and 17th Brazilian Power Electronics Conference (SPEC/COBEP)*, pp. 1–7, Nov. 2023, doi:10.1109/SPEC56436.2023.10407698.
- [28] D. Schuetz, F. Carnielutti, M. Aly, M. Norambuena, J. Rodriguez, H. Pinheiro, “Fast Finite Control Set Model Predictive Control for Multilevel Inverters”, in *2021 IEEE International Conference on Predictive Control of Electrical Drives and Power Electronics (PRECEDE)*, pp. 29–34, Nov. 2021, doi:10.1109/PRECEDE51386.2021.9680935.
- [29] J. Rodriguez, J.-S. Lai, F. Z. Peng, “Multilevel inverters: a survey of topologies, controls, and applications”, *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724–738, Aug. 2002, doi:10.1109/TIE.2002.801052.
- [30] J. Rodriguez, S. Bernet, P. K. Steimer, I. E. Lizama, “A Survey on Neutral-Point-Clamped Inverters”, *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2219–2230, July 2010, doi:10.1109/TIE.2009.2032430.
- [31] SEMIKRON, *3L NPC & TNPC Topology*, 2015, URL: <https://www.semikron-danfoss.com/service-support/downloads/detail/semikron-application-note-3l-npc-tnpc-topology-en-2015-10-12-rev-05.html>, rev. 5. Accessed on 2024-05-22.
- [32] United SiC, *Gate Drive and Protection of Three Level Inverters*, 2018, URL: <https://www.qorvo.com/innovation/power-solutions/sic-power/application-notes>, rev. 3. Accessed on 2024-05-01.
- [33] C. R. D. Osório, D. A. Schuetz, G. G. Koch, F. Carnielutti, D. M. Lima, L. A. M. Jr, V. F. Montagner, H. Pinheiro, “Modulated Model Predictive Control Applied to LCL-Filtered Grid-Tied Inverters: A Convex Optimization Approach”, *IEEE Open Journal of Industry Applications*, vol. 2, pp. 366–377, Dec. 2021, doi:10.1109/OJIA.2021.3134585.
- [34] N. Celanovic, D. Boroyevich, “A fast space-vector modulation algorithm for multilevel three-phase converters”, *IEEE Transactions on Industry Applications*, vol. 37, no. 2, pp. 637–641, Mar.-Apr. 2001, doi:10.1109/28.913731.
- [35] F. Carnielutti, H. Pinheiro, C. Rech, “Space vector modulation for cascaded asymmetrical multilevel converters under fault conditions”, in *2013 IEEE Energy Conversion Congress and Exposition*, pp. 88–93, Sept. 2013, doi:10.1109/ECCE.2013.6646685.
- [36] D. A. Schuetz, F. de M. Carnielutti, M. Aly, M. Norambuena, J. Rodriguez, H. Pinheiro, “Fast FCS-MPC for neutral-point clamped converters with switching constraints”, *Control Engineering Practice*, vol. 150, p. 106006, Sept. 2024, doi:https://doi.org/10.1016/j.conengprac.2024.106006.
- from the Federal University of Pampa (UNIPAMPA), Alegrete, Brazil in 2018, and his Master’s degree from the Federal University of Santa Maria (UFSM), Santa Maria, Brazil in 2020. He is working toward the Dr. Eng. degree in the Power Electronics and Control Research Group (GEPOC), UFSM. His research interests include modulation and control strategies for multilevel converters and renewable energy applications.
- Fernanda de Moraes Carnielutti** received the bachelor’s degree in electrical engineering in 2010 from the Federal University of Santa Maria (UFSM), Santa Maria, Brazil, where she received the master’s and doctoral degrees in electrical engineering in 2012 and 2015, respectively. From 2016 to 2018, she was a Professor with the Federal University of Santa Maria. She is currently a Professor with the Federal University of Santa Maria, a Researcher with the Power Electronics and Control Research Group (GEPOC), UFSM. Her research interests include modulation of static power converters, multilevel converters power electronics for renewable energies, microgrids, and model predictive control.
- Mokthar Aly** received the B.Sc. and M.Sc. degrees in electrical engineering from Aswan University, Aswan, Egypt, in 2007, and 2012 respectively and the Ph.D. degree from the Department of Electrical Engineering, Faculty of Information Science and Electrical Engineering, Kyushu University, Japan in 2017. In 2008, he joined the Department of Electrical Engineering, Aswan University, as an Assistant Lecturer, where he has been an Assistant Professor with the Faculty of Engineering, since 2017. He worked as a Postdoctoral Researcher with the Solar Energy Research Center (SERC-Chile), Universidad Tecnica Federico Santa Maria, Chile from March 2019 to June 2021. He is currently an Assistant Professor with Universidad San Sebastian, Santiago, Chile since July 2021. His current research interests include reliability of power electronics systems especially in renewable energy applications, multi-level inverters, fault tolerant control, electric vehicles, and light emitting diode (LED) lamp drivers. He is a member in IEEE Power Electronics Society (PELS), IEEE Industrial Electronics Society (IES), and IEEE Power and Energy Society (PES).
- Margarita Norambuena** received the B.S. and M. Sc. degrees in electrical engineering from the Universidad Tecnica Federico Santa Maria (UTFSM), Valparaiso, Chile, in 2013. She received her Ph.D. degree (summa cum laude) in electronics engineering from the UTFSM in 2017. She received the Doktoringenieur (Dr-Ing.) degree (summa cum laude) from the Technische Universität Berlin (TUB) in 2018. She received the IEEE IES Student Best Paper Award 2019 for her doctoral work. Currently, she is an Assistant Professor at Universidad Tecnica Federico Santa Maria. Her research interest includes multilevel converters, model predictive control of power converters and drives, energy storage systems, renewable energy, and electromobility. Dr. Norambuena serves as an Associate Editor for IEEE JESTPE.
- José Rodriguez** received the Engineer degree in electrical engineering from the Universidad Tecnica Federico Santa Maria, in Valparaiso, Chile, in 1977 and the Dr.-Ing. degree in electrical engineering from the University of Erlangen, Erlangen, Germany, in 1985. He has been with the Department of Electronics Engineering, Universidad Tecnica Federico Santa Maria, since 1977, where he was full Professor and President. Since 2015 to 2019 he was the President of Universidad Andres Bello in Santiago, Chile. Since 2022 to 2023 he was President of Universidad San Sebastian in Santiago, Chile. Now, he is the Director of the Center for Energy Transition at Universidad San Sebastian. He has coauthored two books, several book chapters and more than 900 journal and conference papers. His main research interests

BIOGRAPHIES

Dimas Alã Schuetz was born in Salvador das Missões, Rio Grande do Sul, Brazil, in 1996. He received his Bachelor’s degree in Electrical Engineering

include multilevel inverters, new converter topologies, control of power converters, and adjustable-speed drives. He has received a number of best paper awards from journals of the IEEE. Dr. Rodriguez is member of the Chilean Academy of Engineering. In 2014 he received the National Award of Applied Sciences and Technology from the government of Chile. In 2015 he received the Eugene Mittelmann Award from the Industrial Electronics Society of the IEEE. In years 2014 to 2023 he has been included in the list of Highly Cited Researchers published by Web of Science.

Humberto Pinheiro received the B.S. degree from the Federal University of Santa Maria (UFSM), Santa Maria, Brazil, in 1983, the M.Eng. degree

from the Federal University of Santa Catarina, Florianópolis, Brazil, in 1987, and the Ph.D. degree from Concordia University, Montreal, QC, Canada, in 1999. From 1987 to 1999, he was a Research Engineer with a Brazilian UPS company and a Professor with the Pontificia Universidade Católica do Rio Grande do Sul. Since 1991, he has been with UFSM. His research interests include modulation and control of static converters especially those used to connect DERs to the electrical grid. Dr. Pinheiro has more than one hundred journal papers and has supervised more than ten Ph.D. students. Dr. Pinheiro has been engaged in projects with the industry he is a member of the IEEE Power Electronics and IEEE Industrial Electronics Societies.