

Received May 19, 2024; accepted July 22, 2024; Date of publication August 10, 2024. The review [o](https://orcid.org/0000-0002-4672-0885)f this paper was arra[n](https://orcid.org/0000-0001-8598-8641)ged by Associate Editor Roberto F. Coelho and Editor-in-Chief Telles B. Lazzarin o

Digital Object Identifier<http://doi.org/10.18618/REP.2005.2.053060>

Assessment of Voltage Detection-based Selective Harmonic Current Compensation Strategies for Different Non-linear Load Signatures

Joao Marcus Soares Callegari ˜ [1](https://orcid.org/0000-0001-6264-351X) **, Rodrigo Rodrigues Basto[s](https://orcid.org/0000-0003-3371-3480)** ¹ **, Allan Fagner** C upertin[o](https://orcid.org/0000-0002-5878-1167)^{o2}, Danilo Iglesias Brandao^{o1}, Heverton Augusto Pereira^{o[3](https://orcid.org/0000-0003-0710-7815)}

¹Universidade Federal de Minas Gerais, Graduate Program in Electrical Engineering, Belo Horizonte, MG, Brazil. ²Universidade Federal de Juiz de Fora, Department of Electrical Energy, Juiz de Fora, MG, Brazil. ³Universidade Federal de Viçosa, Department of Electrical Engineering, Viçosa, MG, Brazil.

e-mail: jmscallegari@ufmg.br; rodrigor@ufmg.br; allan.cupertino@ufjf.br; heverton.pereira@ufv.br; dibrandao@ufmg.br

ABSTRACT This paper compares the performance of voltage detection-based selective harmonic current compensation (VDB-HCC) strategies to improve grid power quality under different non-linear load (NLL) signatures. The harmonic current compensation content of current-source and voltage-source NLLs are investigated through three VDB-HCC strategies: VDB-HCC based on a single current loop (SCL); VDB-HCC based on dual parallel current control loops (DCL); and VDB-HCC based on parallel voltage and current control loops (VCL). Analytical models and frequency response analysis are derived to corroborate the findings of this paper. Simulation results show that the VCL strategy performs better harmonic compensation compared to the SCL and DCL strategies, under penetration of both current-source and voltage-source NLLs and weak grid conditions. Experimental results using a 1.5-kW commercial distributed energy resource (DER) are also conducted. The outcomes of this paper support the decisionmaking of industrial consumers and distribution system operators to pursue harmonic distortion levels within acceptable limits.

KEYWORDS Harmonic current compensation, non-linear load signatures, low selective output impedance, voltage detection-based strategy, voltage distortion.

Nomenclature

SCL Single current loop

- THD Total harmonic distortion
- TF Transfer function

VCM Voltage-controlled mode

VDB Voltage detection-based

VCL Voltage and current loops

I. INTRODUCTION

Nowadays, there is a recurring concern of the distribution system operator (DSO) regarding the high levels of harmonic content generated by non-linear loads (NLLs) into the electric power system (EPS) [\[1\]](#page-8-0). Although these loads individually produce low amounts of harmonic currents, their combined effect in large numbers can significantly increase voltage disturbances for both utilities and end users [\[2\]](#page-8-1). These power quality issues are aggravated in weak power grids and harm other grid-connected systems [\[3\]](#page-8-2). The widespread connection of inverter-interfaced distributed energy resources (DERs) actively allows harmonic current compensation (HCC) through available inverter-embedded power electronics [\[4\]](#page-8-3). HCC performed by DERs at the vicinity of NLLs mitigates the propagation of harmonic currents throughout grid nodes [\[5\]](#page-8-4), reducing voltage distortion upstream of the compensator and benefiting both end users and utilities.

DERs can operate in current- and voltage-controlled modes (CCM and VCM, respectively) [\[6\]](#page-8-5). CCM DERs are widely adopted to interface intermittent renewable energy sources (RESs), such as photovoltaic (PV) and wind-based RESs. Beyond injecting active power, ancillary services can be provided by CCM DERs when using their idle power capacity. Reference [\[7\]](#page-8-6) categorized the HCC strategies performed by CCM DERs based on the nature of the detected signal used for extracting harmonic terms: (i) current detection-based harmonic current compensation (CDB-HCC) strategies; and *(ii)* voltage detection-based harmonic current compensation (VDB-HCC) strategies. CDB-HCC methods rely on current measurements, requiring downstream grid current or load current measurements (i.e., an extra current sensor), and are not straightforward under multiple dispersed loads, as in microgrids. On the other hand, VDB-HCC strategies extract harmonic components from the DER point of common coupling (PCC) voltage, using only embedded measurements and control loops to reshape DER output impedance at selective harmonic frequencies.

References [\[8\]](#page-8-7)–[\[11\]](#page-8-8) address CDB-HCC strategies applied to CCM DERs, while references [\[12\]](#page-8-9)–[\[16\]](#page-8-10) show the VDB-HCC strategies applied to CCM DERs. In the authors' previous work [\[7\]](#page-8-6), a comprehensive comparison of three VDB-HCC strategies was assessed: VDB-HCC based on a single current loop (SCL) [\[12\]](#page-8-9), [\[13\]](#page-8-11); VDB-HCC based on dual parallel current control loops (DCL) [\[14\]](#page-8-12); and VDB-HCC based on parallel voltage and current control loops (VCL) [\[15\]](#page-8-13), [\[16\]](#page-8-10). The VDB-HCC strategies were compared in terms of MPPT static efficiency, voltage distortion improvement under stiff and weak grids, computational burden, transient settlement time, and transient current overshoot. VCL has shown the best performance in terms of voltage distortion reduction under weak grids. Despite the several figures of merit computed in [\[7\]](#page-8-6), there is a lack of technical literature discussing and comparing VDB-HCC strategies mitigating harmonic currents drained by different NLL signatures. NLLs are classified herein as current-source or voltage-source NLL [\[17\]](#page-8-14), [\[18\]](#page-8-15). For motor-based loads, the inductances of the motors restrict the rate of current change. This feature of the current-source NLL confers the behavior of harmonic current source to these loads. For rectifiers with dc output capacitors, voltage changing rate limitation is imposed by the dc capacitor, conferring the behavior of a harmonic voltage source to this NLL.

Thus, this paper evaluates the performance of the SCL, DCL, and VCL strategies for both types of NLLs: voltagesource and current-source NLLs. The sharing of harmonic currents between the grid and DERs embedded with VDB-HCC strategies is addressed by means of the frequency response metric and time-varying results. Also, experimental results considering NLL voltage- and current-source NLLs are conducted in an experimental setup composed of a 1.5 kW commercial DER. Since current-source and voltagesource NLLs are mostly found in industries and homes, respectively, this paper supports the decision-making of industrial consumers and DSOs to pursue harmonic distortion levels within acceptable limits through the most appropriate VDB-HCC strategy.

This paper is outlined as follows: Section [II](#page-1-0) presents the description and the background of the voltage detectionbased HCC strategies. Section [III](#page-2-0) shows the rectifier-based non-linear load signatures and addresses the performance of VDB-HCC strategies under such penetration of different NLL types. Section [IV](#page-5-0) and Section [V](#page-7-0) show comparative simulation and experimental results, respectively. Conclusions are stated in Section [V.](#page-7-0)

II. VOLTAGE DETECTION-BASED HCC STRATEGIES

Figure [1\(](#page-1-1)a) shows a schematic of a typical single-phase gridconnected H-bridge DER, with LC filter. The upstream grid (220 V and 60 Hz) is modeled with low short-circuit capacity (SCC = 40 kVA), through the line impedance Z_a (R_a = 0.9 Ω and $L_g = 2$ mH) and grid voltage v_g . A low-voltage (LV) with this SCC comprises a weak grid. An NLL is connected at the DER PCC. The inverter control diagram is shown in Figure [1\(](#page-1-1)b), composed of cascaded loops: slower outer loops $(Q \text{ and } v_{dc})$; and faster inner current loop, where the VDB-HCC strategies are implemented. The switch at positions (0) ,

FIGURE 1. (a) Single-phase grid-connected DER. (b) Inverter control diagram for current control, SCL, DCL, and VCL strategies. (c) Norton circuit-equivalent model of the DER.

2 Eletrônica de Potência, Rio de Janeiro, v. 29, e20425, 2024. \bigcirc $\frac{1}{2}$

TF Equation Parameter $K_{cl,CL}(s)$ $\frac{G_1 \cdot H}{Z_1 + G_1 \cdot H}$ $Z_1(s)$: DER filter impedance $H(s)$: PWM and the digital delay $Y_{cl,CL}(s)$ $\frac{1}{Z_{1}+G_{1}+H}$ $G_{1}(s)$: Current fund. PR controller $\frac{1}{Z_1+G_1\cdot H}$ $K_{cl,SCL}(\textbf{s})$ $\frac{G_{SCL} \cdot H}{Z_1 + G_{SCL} \cdot H}$ G_{SCL} (s): multi-PR SCL controller $F(s)$: IIR selective filters $Y_{cl,SCL}(\text{s})$ $\begin{array}{c|c} \n\frac{1+G_{SCL} \cdot H \cdot F \cdot K_v}{Z_1+G_{SCL} \cdot H} & K_v: \text{SCL adjustable gain (1/\Omega)}\n\end{array}$ $\frac{1+G_{SCL}\cdot H\cdot F\cdot K_v}{Z_1+G_{SCL}\cdot H}$ $K_{cl, DCL}(\text{s})$ $\frac{G_{DCL}H}{Z_1 + (G_{DCL} + D_{DCL})H}$ $G_{DCL}(s)$: fund. PR DCL controller D_{DCL} (s): multi-PR DCL controller $Y_{cl, DCL}(s)$ $\frac{1 + D_{DCL} \cdot H \cdot K_h}{Z_1 + (G_{DCL} + D_{DCL})H}$ K_h : DCL adjustable gain (1/ Ω) $\frac{1+D_{DCL} \cdot H \cdot K_h}{Z_1+(G_{DCL}+D_{DCL})H}$ $K_{cl,VCL}(\mbox{s}) \quad \ \ \frac{G_{VCL} \cdot H}{Z_1 + G_{VCL} \cdot H}$ G_{VCL} (s): fund. PR VCL controller D_{VCL} (s): multi-PR VCL controller $Y_{cl,VCL}(\text{s})$ $\frac{1+D_{VCL} \cdot H}{Z_1+G_{VCL} \cdot H}$

TABLE 1. Transfer functions related to [\(1\)](#page-2-1) **and Fig. [1\(](#page-1-1)c).**

 $(1, 2)$, and (3) selects the following inner loop strategies: without VDB-HCC (i.e., current control or CL), SCL, DCL, and VCL methods, respectively.

The SCL strategy is formed by a single current loop, in which fundamental current tracking and HCC are performed simultaneously by the same controller (i.e., G_{SCL}). The DCL strategy comprises dual parallel current loops, in which controllers G_{DCL} and D_{DCL} are employed in each loop. Similarly, the VCL strategy comprises two parallel loops, where controllers G_{VCL} and D_{VCL} are employed. However, the HCC loop is based on voltage signals, whereas the fundamental reference tracking loop is based on current amounts. The VDB-HCC strategies are fairly compared herein, with the core idea of the methods preserved without loss of generality. Following the guidelines and assumptions described in [\[7\]](#page-8-6), the system closed-loop response generalized for any VDB-HCC strategy is given by:

$$
I_s(s) = I_1^*(s) \cdot K_{cl,j}(s) - V_o(s) \cdot Y_{cl,j}(s), \tag{1}
$$

where $K_{cl,j}$ represents the closed-loop response of DER current (I_s) to fundamental reference (I_1^*) for the j-th VDB-HCC strategy. $Y_{cl,j} = 1/Z_{cl,j}$ indicates the DER output admittance I_s/V_o for j-th VDB-HCC strategy. Subscript $j = \{CL, SCL, DCL, VCL\}$ indicates which strategy is adopted. The closed-loop model of [\(1\)](#page-2-1) is represented by an equivalent Norton circuit shown in Figure [1\(](#page-1-1)c). Table [1](#page-2-2) summarizes the transfer functions (TFs) $K_{cl,CL}$, $K_{cl,SCL}$, $K_{cl, DCL}$ and $K_{cl, VCL}$ for each VDB-HCC strategy, as well as the DER output admittance (i.e., $Y_{cl,CL}, Y_{cl,SCL}, Y_{cl,DCL}$ and $Y_{cl,VCL}$). Also, $Z_1 = r_1 + sL_1$ is the impedance of the converter-side inductor. $H(s)$ is a first-order TF representing the pulse width modulation (PWM) and the digital implementation delay $[8]$. $F(s)$ models selective infinite impulse response (IIR) filters applied in SCL strategy for extracting the harmonic components of V_o [\[7\]](#page-8-6). As shown analytically in Table [1,](#page-2-2) VDB-HCC strategies affect the DER output impedance by creating virtual selective low-impedance paths for harmonics [\[7\]](#page-8-6). The controllers of each strategy are defined in $(2)-(5)$ $(2)-(5)$ $(2)-(5)$:

$$
G_1(s) = k_p + \frac{k_{r,1}s}{s^2 + (\omega_n)^2},
$$
\n(2)

$$
G_{SCL}(s) = k_p + \sum_{h} \frac{k_{r,h}s}{s^2 + (h\omega_n)^2},
$$
 (3)

$$
G_{DCL}(s) = k_p + \frac{k_{r,1}s}{s^2 + \omega_n^2}, \ D_{DCL}(s) = \sum_h \frac{k_{r,h}s}{s^2 + (h\omega_n)^2}.
$$
\n(4)

$$
G_{VCL}(s) = k_p + k_{r,1} \frac{s}{s^2 + \omega_n^2}, \ D_{VCL}(s) = \sum_h \frac{k_{r,h}s}{s^2 + (h\omega_n)^2}.
$$
\n(5)

where ω_n is the fundamental angular frequency. h is the set of tuned harmonic orders, when applicable. k_p and $k_{r,h}$ are the proportional and resonant gains of current controllers, respectively, equally tuned when applicable. The SCL and DCL strategies rely on scaling the K_v and K_h gains, both tuned according to the guidelines of [\[7\]](#page-8-6) (i.e., 1.09 and 4.63 Ω^{-1} , respectively) for wide grid impedance variation.

III. PERFORMANCE OF VDB-HCC STRATEGIES FOR DIFFERENT NLL SIGNATURES

A. Rectifier-based non-linear loads

Figure [2](#page-3-0) shows the non-controlled rectifier-based load signatures, considering three types of loads: (a) resistive, (b) capacitive or voltage-source, and (c) inductive or current-source. Figure [2\(](#page-3-0)d) shows the voltage v_o and current i_L waveforms drained from the grid by the three load types, while Figure [2\(](#page-3-0)e) shows the harmonic spectrum content of the currents shown in Figure [2\(](#page-3-0)d). Subscripts $_1$, $_2$, and $_3$ are used for parameters related to resistive, capacitive, and inductive loads, respectively.

For the resistive load of Figure [2\(](#page-3-0)a), the input voltage and current waveforms have the same phase and sinusoidal shape. Figure [2\(](#page-3-0)e) shows only 1.77 A of the fundamental current component. For the voltage-source NLL of Figure [2\(](#page-3-0)b), the waveform of the input current $i_{L,2}$ is very distorted, presenting pulses with very high $\frac{di_{L,2}}{dt}$ during capacitor $C_{L,2}$ recharging. The harmonic spectrum of Figure [2\(](#page-3-0)e) shows high current magnitudes at odd line-frequency multiple harmonic components. Finally, the load in Figure [2\(](#page-3-0)c) behaves as a current source, draining an almost squared input current $i_{L,3}$. Figure [2\(](#page-3-0)e) shows that the input NLL current spectrum of Figure [2\(](#page-3-0)c) also contains odd line-frequency multiple harmonic components, with considerably smaller magnitudes compared to voltage-source NLL. Load parameters are sized to absorb approximately the same fundamental current signature, where the chosen RLC components are based on laboratory availability for experimental evaluation. The crest factor (CF) for the RC load is $CF_2 = \frac{I_{L,2}^{pk}}{I_{L,2}^{rms}} = \frac{6.27}{2.39} \approx 2.62$,

FIGURE 2. Rectifier-based load signatures, considering (a) resistive load, (b) capacitive or voltage-source load, and (c) inductive or current-source load. (d) Input voltage and current waveforms. (e) ac current harmonic spectrum. R_{L2} =250 Ω, R_{L1} =125 Ω, and R_{L3} =100 Ω for the voltage-source, resistive, and current-source loads. C_{L2} =0.2 mF and L_{L3} =500 mH. (f) Equivalent circuit of the DER, voltage-source NLL, and upstream grid. (g) **Equivalent circuit of the DER, current-source NLL, and upstream grid.**

$$
\text{Voltage-source NLL}: I_g = \frac{K_{cl,j}}{Z_g(Z_{cl,j}^{-1} + Z_{L,2}^{-1} + Z_g^{-1})} I_1^* + \frac{1}{Z_g Z_L(Z_{cl,j}^{-1} + Z_{L,2}^{-1} + Z_g^{-1})} V_L + \frac{1 - Z_g(Z_{cl,j}^{-1} + Z_{L,2}^{-1} + Z_g^{-1})}{Z_g^2(Z_{cl,j}^{-1} + Z_{L,2}^{-1} + Z_g^{-1})} V_g. \tag{6}
$$

Current-source NLL :
$$
I_g = \frac{K_{cl,j}}{Z_g(Z_{cl,j}^{-1} + Z_g^{-1})} I_1^* + \frac{1}{Z_g(Z_{cl,j}^{-1} + Z_g^{-1})} I_{L,3} + \frac{1 - Z_g(Z_{cl,j}^{-1} + Z_g^{-1})}{Z_g^2(Z_{cl,j}^{-1} + Z_g^{-1})} V_g.
$$
 (7)

which comprises an NLL with high harmonic content. The CF for the RL load is $CF_3 = \frac{I_{L,3}^{pk}}{I_{L,3}^{rms}} = \frac{2.28}{1.95} \approx 1.17$, as this low value is inherent to this type of NLL.

B. Harmonic compensation capability for different NLL signatures

Reference [\[19\]](#page-8-16) addressed the voltage-source NLL by an equivalent Thévenin circuit, in which the distorted voltage source is modeled by V_L and the series impedance by $Z_{L,2}$ - vide Figure [2\(](#page-3-0)f). Also, the current-source NLL is approximated by a Norton equivalent circuit [\[19\]](#page-8-16), in which the distorted current source is modeled by I_L and the parallel impedance by $Z_{L,3}$ - vide Figure [2\(](#page-3-0)g). Figure 2(f) shows the equivalent circuit of the DER, voltage-source NLL, and upstream grid, while Figure [2\(](#page-3-0)g) shows the same equivalent circuit for the current-source NLL. Due to the high impedance for low frequencies $\langle \langle 1 \text{ kHz} \rangle$, the LC filter capacitor C_f is neglected without loss of generality [\[20\]](#page-8-17). From Figures [2\(](#page-3-0)f) and (g), the grid current I_g is written as a function of V_L , V_g , $I_{L,3}$ and I_1^* , as derived in [\(6\)](#page-3-1) and [\(7\)](#page-3-2) for voltage-source and current-source NLL, respectively. The contributions of DER and voltage-source NLL to the grid current essentially depend on the Z_g , $Z_{L,2}$ and $Z_{cl,j}$. On the other hand, the contributions of the DER and current-source NLL to compose I_g depend on Z_g and $Z_{cl,j}$.

Assuming an upstream grid with high SCC (i.e., SCC \rightarrow ∞ , or $Z_g \to 0$), [\(6\)](#page-3-1) and [\(7\)](#page-3-2) are given by:

$$
I_g\bigg|_{Z_g=0} = K_{cl,j} \cdot I_1^* + \frac{V_L}{Z_{L,2}},\tag{8}
$$

$$
I_g\bigg|_{Z_g=0} = K_{cl,j} \cdot I_1^* + I_{L,3},\tag{9}
$$

where $K_{cl,j}$ behaves as a low-pass filter up to the DER current control bandwidth, regardless of the j-th VDB-HCC

4 Eletrônica de Potência, Rio de Janeiro, v. 29, e20425, 2024. $^{\circledR}$

DER parameters	Label	Value
Inverter rated active power	P_n	1.5 kW
Switching/sampling frequency	f_{sw}, f_{s}	20 kHz
LC filter impedance	L_1, r_1	2 mH, 77.10 m Ω
LC filter capacitance	C_f	3.3 μ F
Grid voltage (RMS)	V_g	220 V
Grid impedance	L_q, R_q	2 mH, 0.9 Ω
Grid short-circuit capacity	SCC	40 kVA
Grid angular frequency	ω_n	377 rad/s
dc-link voltage reference	v_{dc}^*	400 V
dc-link capacitance	C_{dc}	1.17 mF
NLL parameters	Label	Value
Voltage-source NLL	R_{L2}, C_{L2}	250Ω , 0.2 mF
Current-source NLL	R_{L3}, L_{L3}	100Ω , 500 mH
Resistive NLL	R_{L1}	125Ω
NLL connection impedance	L_L, r_L	2 mH, 1Ω
DER controller parameters	Label	Value
HCC selective harmonic orders	h_{\cdot}	3, 5, 7, 9, 11
Inner loop: cutoff frequency	f_c	1.2 kHz
Inner loop: phase margin	PM	90°
Inner loop: Proportional gain	k_p	25Ω
Inner loop: Resonant gain	$k_{r,1}$	$1000 \Omega/s$
Inner loop: Harm. resonant gain	$k_{r,h}$	500 Ω /s
IIR filter bandwidth	f_h	2 Hz
SCL adjustable gain	K_v	$1.09 \Omega^{-1}$
DCL adjustable gain	K_h	4.63 Ω^{-1}

TABLE 2. Parameters of the DER, NLLs, and upstream grid (see Fig. [1\)](#page-1-1).

strategy [\[7\]](#page-8-6). In both cases, I_g is composed of the NLL current (i.e., $I_{L,3}$ or $V_L/Z_{L,2}$) and the DER fundamental current I_1^* . Thus, the DER equipped with the VDB-HCC strategies is not able to perform HCC if $Z_q \rightarrow 0$, regardless of the NLL type. This very important result suggests that VDB-HCC are suitable for weak grids, which is typically the case of LV distribution grids. For stiff grids, CDB-HCC strategies provide an alternative solution for HCC, despite the requirement regarding the new current sensor to measure the NLL current.

In view of the aforementioned, the closed-loop system of Figure [1\(](#page-1-1)a) is simulated for each VDB-HCC strategy embedded in the DER, considering the penetration of currentsource and voltage-source NLLs. Table [2](#page-4-0) shows the main parameters of the DER, NLLs, and upstream grid. It should be reinforced that the simulation involved switched DER with its appropriate control loops and electronic circuit of the NLLs. An ac frequency sweep analysis from 10 Hz - 900 Hz is performed with a resolution of 5 Hz, and the obtained frequency responses are shown in Figure [3.](#page-4-1) For instance, Figures [3\(](#page-4-1)a) and (b) show the frequency response of the DER output impedance (i.e., V_o/I_s) for the strategies without VDB-HCC (i.e., current loop), SCL, DCL, and VCL, considering (a) voltage-source and (b) current-source NLLs. A high DER output impedance at the fundamental

FIGURE 3. Frequency response of the DER output impedance, considering the penetration of: (a) voltage-source NLL; (b) current-source NLL. Frequency response of HCC effectiveness metrics by VDB-HCC strategies for (c) voltage-source NLL (i.e., I_g/V_L) and (d) current-source **NLL (i.e.,** Ig/IL,3**).**

frequency is noted for all strategies. On the other hand, selective virtual low-impedance paths (i.e., $h = \{3, 5, 7, 9, 11\}$) for harmonics are created when SCL, DCL and VCL strategies are implemented. The behavior of the DER output impedance in Figures [3\(](#page-4-1)a) and (b) is similar regardless of the grid-connected NLL type. Furthermore, the DER impedance notches at the selective frequencies are deeper according to the following order of strategies: VCL, DCL, and SCL. Thus, VCL is expected to be more effective HCC for both NLL loads.

According to [\[19\]](#page-8-16), the effectiveness of HCC can be computed by the ratio I_q/V_L and $I_q/I_{L,3}$ for voltagesource and current-source NLLs, respectively. Improved HCC performance is achieved when there is a lower level of distorted current circulation from the NLL to the grid, which corresponds to lower values of I_q/V_L or $I_q/I_{L,3}$ at the HCC selective frequencies. Figures $3(c)$ and (d) show

FIGURE 4. Voltage-source NLL: (a) PCC voltage and grid current, where the zoomed views show the following scenarios: (b) without VDB-HCC; (c) SCL; (d) DCL; and (e) VCL strategies. (f) PCC voltage and DER current, where the zoomed views highlight the scenarios: (g) without VDB-HCC; (h) SCL; (i) DCL; and (j) VCL strategies. (k) PCC voltage, (l) DER current, and (m) grid current harmonic spectra at t **= 1.4 s.**

the frequency response of (c) I_g/V_L for voltage-source NLL and (d) $I_q/I_{L,3}$ for current-source NLL, considering the strategies without VDB-HCC (i.e., current loop), SCL, DCL, and VCL strategies. For both NLLs, the DER embedded with VDB-HCC strategies inserts h-th selective notches to I_q/V_L and $I_q/I_{L,3}$, which is not observed for the case without VDB-HCC. Through the comparison between the VDB-HCC strategies, the same conclusions obtained in Figures [3\(](#page-4-1)a) and (b) are valid for Figures [3\(](#page-4-1)c) and (d), where the VCL strategy presents better HCC performance due to deeper frequency notches. Comparing the VDB-HCC strategies among the two types of NLL, VDB-HCC methods are more effective for voltage-source NLL under the adopted grid impedance condition. This conclusion is obtained by comparing the results of Figures [3\(](#page-4-1)c) and (d), in which the I_q/V_L ratio at selective HCC frequencies has a smaller magnitude compared to $I_q/I_{L,3}$. At 180 Hz (i.e., $h = 3$), a reduction from 0.13 dB to -13.86 dB, from -7.43 dB to -17.70 dB, from -19.2 dB to -27.60 dB, and from -67.80 dB to -75.70 dB are observed comparing Figures [3\(](#page-4-1)c) and (d) for the current loop, SCL, DCL and VCL strategies, respectively. This behavior is analogous to the other HCC selective frequencies. Although voltage-source NLL exhibits a more pronounced harmonic spectrum compared to current-

source NLL - see Figure [2\(](#page-3-0)e), HCC performed by VDB-HCC strategies are more effective for this voltage-source NLL in such simulation conditions.

IV. SIMULATION RESULTS

The same parameters for the DER, NLLs, and upstream grid listed in Table [2](#page-4-0) are adopted. PLECS[®] platform is adopted in the simulations, with a discrete simulation step of 0.83 μ s. All VDB-HCC strategies are fairly compared during steady-state time-varying response, considering the controller parameters addressed in Table [2.](#page-4-0) Current and voltage meters are simulated according to polarities shown in Figure [1.](#page-1-1) For the SCL strategy, selective IIR filters with a bandwidth of 2 Hz are adopted.

A. Voltage-source NLL

The current and voltage waveforms considering the grid voltage distorted by the voltage-source NLL are shown in Figures [4\(](#page-5-1)a)-(j), where THD values are also reported. Four scenarios are conducted in the simulation results of Figure [4](#page-5-1) regarding the strategies shown in Figur[e1\(](#page-1-1)b): (i) Case without VDB-HCC, with the current control formed only by PR tuned to the fundamental frequency; (ii) Case with SCL strategy (iii) Case with DCL strategy; (iv) Case

FIGURE 5. Current-source NLL: (a) PCC voltage and grid current, where the zoomed views show the scenarios: (b) without VDB-HCC; (c) SCL; (d) DCL; and (e) VCL strategies. (f) PCC voltage and DER current, where the zoomed views highlight the scenarios: (g) without VDB-HCC; (h) SCL; (i) DCL; and (j) VCL strategies. (k) PCC voltage, (l) DER current, and (m) grid current harmonic spectra at t**=1.4 s.**

with VCL strategy. VDB-HCC strategies are all enabled at 0.6 s. The transient initialization of VDB-HCC strategies is investigated in [\[7\]](#page-8-6), in which SCL presented the best transient response followed by DCL and VCL.

Figures [4\(](#page-5-1)b)-(e) show the zoomed view of the PCC voltage (v_o) and grid current (i_a) acquired at 1.4 s for the scenarios without VDB-HCC, with SCL, DCL, and VCL strategies, respectively. Figures $4(g)-(j)$ show the zoomed view of the PCC voltage (v_o) and DER current (i_s) for the scenarios without VDB-HCC, with SCL, DCL, and VCL strategies, respectively. When the VDB-HCC strategies are enabled, the 3rd, 5th, 7th, 9th, and 11th selective harmonics are attenuated, resulting in the PCC voltage THD reduction. The VCL, DCL, and SCL strategies reduced the PCC THD voltage from 2.72% to 1.24%, 1.05%, and 0.90%, respectively. Since the harmonic components introduced by the NLL flow through the inverter arms rather than to the grid, the DER current THD increases from 5.32% to 45.41%, 38.08%, and 47.46% for VCL, DCL, and SCL strategies, respectively see Figure [4\(](#page-5-1)l). On the other hand, the grid current THD significantly reduces from 59.50% to 7.39%, 24.88%, and 4.57% when enabling the SCL, DCL, and VCL strategies, respectively - see Figure [4\(](#page-5-1)m). Due to selective compensation up to the 11th harmonic order, no reduction of $h > 11$ components are noticed in Figures [4\(](#page-5-1)k)-(m). Especially for the VCL strategy, the PCC voltage harmonic distortion significantly reduces due to the low-impedance path created by this VDB-HCC strategy.

B. Current-source NLL

Figures $5(a)-(i)$ show the current and voltage waveforms considering the grid voltage distorted by the current-source NLL. The same previous simulation events are performed herein, except for changing the voltage-source to currentsource NLL. The zoomed view of Figures [5\(](#page-6-0)b)-(e) shows that the PCC voltage THD reduces from 3.04% to 1.26%, 1.21%, and 1.13%, when enabling SCL, DCL, and VCL methods, respectively. On the other hand, the DER current THD increases from 5.91% to 12.55%, 14.93%, and 15.25%; and the grid current THD significantly reduces from 133.25% to 11.17%, 6.07%, and 5.41% when enabling the SCL, DCL, and VCL strategies. Figures $5(k)-(m)$ show the harmonic spectra of PCC voltage, DER current, and grid current, respectively. As noted, a significant reduction in the selective harmonic content (i.e., $h = \{3, 5, 7, 9, 11\}$) of PCC voltage and grid current of harmonic order is observed.

Finally, comparing the results of Figures [4](#page-5-1) and [5,](#page-6-0) HCC performed by VDB-HCC strategies is more effective for

FIGURE 6. Laboratory-scaled experimental prototype. The diagram connection of each piece of equipment is established in Figure [1.](#page-1-1)

the voltage-source NLL, even with the voltage-source NLL exhibiting a more pronounced harmonic spectrum in comparison to the current-source NLL. This result is in agreement with the discussions performed in Section [III.](#page-2-0)

V. EXPERIMENTAL RESULTS

Experiments have been developed on a 1.5-kW PHB 1500- NS commercial DER hardware, in which programming is performed on the TMS320F28034 fixed-point digital signal processor. The system parameters are the same as shown in Table [2,](#page-4-0) including DER and both NLL types. The laboratoryscaled experimental prototype is shown in Figure [6.](#page-7-1) Further details of the experimental setup can be found on [\[21\]](#page-8-18). The 20 kW TC.GSS DC power source supplies the voltage to the dc-side of the DER. The TC-ACS 30 kVA programmable four-quadrant grid emulator is connected to the ac-side of the inverter. Signal measurements are obtained from a 4-channel oscilloscope equipped with A612 and P5200A probes.

As shown in Section [IV,](#page-5-0) the VCL strategy shows superior steady-state performance in selective HCC compensation and voltage THD improvement for both NLL types. Thus, the following results compare the VCL strategy with the case without VDB-HCC (i.e., current control). The experimental time-varying waveforms for both control strategies and NLL types are shown in Figures [7,](#page-7-2) where THD values, PCC voltage (v_o) and grid (i_q) , DER (i_s) and NLL (i_l) currents are reported. The injected DER current without VDB-HCC strategy shows a considerable THDi because the PCC voltage is distorted and the DER processes just 20% of its fundamental rated current. The DER current control disturbance occurs especially at moments of high di/dt of NLL loads. Figures [7\(](#page-7-2)a)-(b) show the steady-state selective HCC performance of VCL compared to current control for voltage-source NLL penetration into the grid. The PCC voltage THD reduces from 2.39% to 1.12%, when enabling the VCL method. The DER current THD increases from 15.4% to 44.28%, and the grid current THD reduces from 32.34% to 10.04% when enabling the VCL strategy.

Figures [7\(](#page-7-2)c)-(d) show the time-varying waveforms for the current control and VCL strategies, considering the current-

FIGURE 7. Experimental results for the commercial DER connected to a grid with SCC of approximately 40 kVA (PCC voltage [250 V/div], grid current [5 A/div], DER current [5 A/div]; NLL current [5 A/div]; and time [20 ms/div]): DER with (a) current control and (b) VCL strategies for voltage-source NLL; DER with (c) current control and (d) VCL strategies for current-source NLL.

source NLL connection at the PCC. The VCL strategy reduced the PCC THD voltage from 2.18% to 1.41% compared to DER current control. Due to the selective virtual lowimpedance paths for harmonics created by VCL strategy, the harmonic currents drained by the current-source NLL circulate between the DER arms, improving the THDi of the grid current from 17.9 to 5.89%. Comparing the PCC THDv after enabling HCC, the performance of the VCL strategy is better when the voltage-source NLL is considered with respect to the current-source NLL. These results are in accordance with the analyses developed in Sections [III](#page-2-0) and [IV.](#page-5-0)

VI. CONCLUSIONS

This paper compared the performance of VDB-HCC strategies to mitigate the current harmonic content of different signatures of NLLs. VDB-HCC strategies operate satisfactorily under weak grid conditions (short circuit capacity of approximately 40 kVA), with high current-source and voltage-source NLL penetration. It was also demonstrated that VDB-HCC strategies are not suitable under stiff grid conditions, with high short circuit capacity. Frequency response analysis revealed better effectiveness of the VDB-HCC strategies for voltage-source NLLs, even with a more pronounced harmonic spectrum than current-source NLLs. In terms of selective HCC compensation performance, the VCL strategy shows better steady-state results in terms of THD grid current reduction compared to the SCL and DCL strategies, regardless of current-source or voltage-source NLL. Experimental results also showed better effectiveness of VCL in reducing PCC THD under weak grid conditions for voltage-source NLL compared to current-source NLL.

VII. AUTHOR CONTRIBUTIONS

CALLEGARI, J.M.S.: Conceptualization, Data Curation, Formal Analysis, Investigation, Methodology, Project Administration, Resources, Software, Validation, Writing – Original Draft. BASTOS, R.R.: Conceptualization, Formal Analysis, Funding Acquisition, Resources, Supervision, Visualization, Writing – Review $\&$ Editing. CUPERTINO, A.F.: Conceptualization, Formal Analysis, Funding Acquisition, Resources, Supervision, Visualization, Writing – Review $\&$ Editing. **BRANDAO, D.I.**: Conceptualization, Formal Analysis, Funding Acquisition, Investigation, Resources, Supervision, Validation, Visualization, Writing – Review & Editing. PEREIRA, H.A.: Conceptualization, Formal Analysis, Funding Acquisition, Resources, Supervision, Validation, Visualization, Writing – Review $\&$ Editing.

PLAGIARISM POLICY

This article was submitted to the similarity system provided by Crossref and powered by iThenticate – Similarity Check.

REFERENCES

- [1] I. Khan, A. S. Vijay, S. Doolla, "Nonlinear Load Harmonic Mitigation Strategies in Microgrids: State of the Art", *IEEE Syst J*, vol. 16, no. 3, pp. 4243–4255, 2022, doi[:10.1109/JSYST.2021.3130612.](https://doi.org/10.1109/JSYST.2021.3130612)
- [2] H. Kelis Morales Paredes, P. Henrique Ferreira dos Reis, S. Maurer Deckmann, "Caracterização De Cargas Lineares E Não Lineares Em Condições De Tensões Não Senoidais", Eletrônica de Potência, vol. 22, no. 1, p. 50–62, Mar. 2017, doi[:10.18618/REP.2017.1.2647.](https://doi.org/10.18618/REP.2017.1.2647)
- [3] B. Adineh, R. Keypour, P. Davari, F. Blaabjerg, "Review of Harmonic Mitigation Methods in Microgrid: From a Hierarchical Control Perspective", *IEEE J Emerg Sel Topics Power Electron*, vol. 9, no. 3, pp. 3044–3060, 2021, doi[:10.1109/JESTPE.2020.3001971.](https://doi.org/10.1109/JESTPE.2020.3001971)
- [4] V. M. Rodrigues de Jesus, A. F. Cupertino, L. S. Xavier, H. A. Pereira, V. F. Mendes, "Operation Limits of Grid-Tied Photovoltaic Inverters With Harmonic Current Compensation Based on Capability Curves", *IEEE Trans Energy Conv*, vol. 36, no. 3, pp. 2088–2098, 2021, doi[:10.1109/TEC.2021.3050312.](https://doi.org/10.1109/TEC.2021.3050312)
- [5] Y. W. Li, J. He, "Distribution System Harmonic Compensation Methods: An Overview of DG-Interfacing Inverters", *IEEE Ind Electron Mag*, vol. 8, no. 4, pp. 18–31, 2014, doi[:10.1109/MIE.2013.2295421.](https://doi.org/10.1109/MIE.2013.2295421)
- [6] J. Rocabert, A. Luna, F. Blaabjerg, P. Rodríguez, "Control of Power Converters in AC Microgrids", *IEEE Trans Power Electron*, vol. 27, no. 11, pp. 4734–4749, 2012, doi[:10.1109/TPEL.2012.2199334.](https://doi.org/10.1109/TPEL.2012.2199334)
- [7] J. M. S. Callegari, A. L. P. d. Oliveira, L. S. Xavier, A. F. Cupertino, D. I. Brandao, H. A. Pereira, "Voltage Detection-Based Selective Harmonic Current Compensation Strategies for Photovoltaic Inverters", *IEEE Trans Energy Conv*, pp. 1–11, 2023, doi[:10.1109/TEC.2023.3238404.](https://doi.org/10.1109/TEC.2023.3238404)
- [8] L. S. Xavier, A. F. Cupertino, H. A. Pereira, V. F. Mendes, "Partial Harmonic Current Compensation for Multifunctional Photovoltaic Inverters", *IEEE Trans Power Electron*, vol. 34, no. 12, pp. 11868– 11879, 2019, doi[:10.1109/TPEL.2019.2909394.](https://doi.org/10.1109/TPEL.2019.2909394)
- [9] F. P. Marafao, D. I. Brandao, A. Costabeber, H. K. M. Paredes, "Multitask control strategy for grid-tied inverters based on conservative power theory", *IET Renew Power Gen*, vol. 9, pp. 154–165(11), March 2015, doi[:10.1049/iet-rpg.2014.0065.](https://doi.org/10.1049/iet-rpg.2014.0065)
- [10] J. P. Bonaldo, H. K. M. Paredes, J. A. Pomilio, "Controle Flexível para Conversores Monofásicos Conectados a Sistemas Elétricos Distorcidos de Baixa Tensão", Eletrônica de Potência, vol. 19, no. 4, p. 354-367, Nov. 2014, doi[:10.18618/REP.2014.4.354367.](https://doi.org/10.18618/REP.2014.4.354367)
- [11] A. M. S. Alonso, J. H. Oliveira, D. I. Brandao, J. P. Bonaldo, H. K. M. Paredes, F. P. Marafao, "CPT-Based Control Strategy for a Two-Phase Three-Wire Pv Inverter: a Multifunctional Perspective and a Comprehensive Review", *Eletrônica de Potência*, vol. 27, no. 2, p. 117–128, Jul. 2022, doi[:10.18618/REP.2022.2.0052.](https://doi.org/10.18618/REP.2022.2.0052)
- [12] H. Akagi, H. Fujita, K. Wada, "A shunt active filter based on voltage detection for harmonic termination of a radial power distribution line", *IEEE Trans Ind Appl*, vol. 35, no. 3, pp. 638–645, 1999, doi[:10.1109/28.767015.](https://doi.org/10.1109/28.767015)
- [13] H. Akagi, "Control strategy and site selection of a shunt active filter for damping of harmonic propagation in power distribution systems", *IEEE Trans Power Del*, vol. 12, no. 1, pp. 354–363, 1997, doi[:10.1109/61.568259.](https://doi.org/10.1109/61.568259)
- [14] J. He, Y. W. Li, F. Blaabjerg, X. Wang, "Active Harmonic Filtering Using Current-Controlled, Grid-Connected DG Units With Closed-Loop Power Control", *IEEE Trans Power Electron*, vol. 29, no. 2, pp. 642–653, 2014, doi[:10.1109/TPEL.2013.2255895.](https://doi.org/10.1109/TPEL.2013.2255895)
- [15] Y. Zhang, G. Tibola, M. G. L. Roe, J. L. Duarte, "Integrated Local Control of Active Power and Voltage Support for Three-Phase Three-Wire Converters", *in 2019 IEEE COBEP/SPEC*, pp. 1–6, 2019, doi[:10.1109/COBEP/SPEC44138.2019.9065657.](https://doi.org/10.1109/COBEP/SPEC44138.2019.9065657)
- [16] Y. Zhang, M. Roes, M. Hendrix, J. Duarte, "Symmetric-component decoupled control of grid-connected inverters for voltage unbalance correction and harmonic compensation", *Int J Electr Power & Energy Syst*, vol. 115, p. 105490, 2020, doi[:10.1016/j.ijepes.2019.105490.](https://doi.org/10.1016/j.ijepes.2019.105490)
- [17] F. Z. Peng, "Application issues of active power filters", *IEEE Ind Appl Mag*, vol. 4, no. 5, pp. 21–30, 1998, doi[:10.1109/2943.715502.](https://doi.org/10.1109/2943.715502)
- [18] F. Peng, "Harmonic sources and filtering approaches", *IEEE Ind Appl Mag*, vol. 7, no. 4, pp. 18–25, 2001, doi[:10.1109/2943.930987.](https://doi.org/10.1109/2943.930987)
- [19] J. A. Pomilio, S. M. Deckmann, "Characterization and Compensation of Harmonics and Reactive Power of Residential and Commercial Loads", *IEEE Trans Power Del*, vol. 22, no. 2, pp. 1049–1055, 2007, doi[:10.1109/TPWRD.2007.893179.](https://doi.org/10.1109/TPWRD.2007.893179)
- [20] C. C. Gomes, A. F. Cupertino, H. A. Pereira, "Damping techniques for grid-connected voltage source converters based on LCL filter: An overview", *Renew Sustain Energy Reviews*, vol. 81, pp. 116–135, 2018, doi[:10.1016/j.rser.2017.07.050.](https://doi.org/10.1016/j.rser.2017.07.050)
- [21] J. M. S. Callegari, W. F. de Souza, D. I. Brandao, T. R. Oliveira, B. J. Cardoso Filho, "The UFMG Microgrid Laboratory: a Testbed for Advanced Microgrids", *Eletrônica de Potência*, vol. 28, no. 2, p. 163–173, Jun. 2023, doi[:10.18618/REP.2023.2.0043.](https://doi.org/10.18618/REP.2023.2.0043)

BIOGRAPHIES

João Marcus Soares Callegari received the B.Sc. degree in electrical engineering from the Federal University of Vicosa, Brazil, in 2019 and the M.Sc. degree in electrical engineering from the Federal Center of Technological Education of Minas Gerais, Brazil, in 2021. Currently, he is working toward the Ph.D. degree in electrical engineering at the Federal University of Minas Gerais, Brazil. His current research and technical interests include the design and control of grid-connected multifunctional inverters, the reliability of power electronics-based systems, and AC microgrids. Mr. Callegari was the recipient of the President Bernardes Silver Medal in 2019 and the IEEE IAS CMD Student Thesis Contest 2022 (Non-PhD Category).

Rodrigo Rodrigues Bastos received the B.Sc. and M.S. degrees in electrical engineering from the Federal University of Minas Gerais, Belo Horizonte, Brazil, in 2013 and 2015, respectively, where he is currently working toward the Doctoral degree. In 2020, he started working as a Professor and Researcher with the Federal University of Minas Gerais. His research interests include the design, analysis, and control of multiphase electric machines, multiphase drives, and modulation strategies.

Allan Fagner Cupertino received the B.S. degree in electrical engineering from the Federal University of Viçosa, Viçosa, Brazil, in 2013, the M.S. and Ph.D. degrees in electrical engineering from the Federal University of Minas Gerais, Belo Horizonte, Brazil, in 2015 and 2019, respectively. He was a Guest Ph.D. with the Department of Energy Technology, Aalborg University, Aalborg, Denmark, from 2018 to 2019. From 2014 to 2022, he was an Assistant Professor in the area of electric machines and power electronics with the Federal Center of Technological Education of Minas Gerais, Belo Horizonte, Brazil. Since 2023, he has been with the Department of Electrical Energy with the Federal University of Juiz de Fora, Juiz de Fora, Brazil. His main research interests include renewable energy conversion systems, smart battery energy storage systems, cascaded multilevel converters, and reliability of power electronics. Dr. Cupertino was the recipient of the President Bernardes Silver Medal in 2013, the SOBRAEP Ph.D. Thesis Award in 2020, and the IAS CMD Ph.D. Thesis Contest in 2021. He is a member of the Brazilian Power Electronics Society (SOBRAEP), Brazilian Society of Automatics (SBA), IEEE Power Energy, IEEE Power Electronics, and IEEE Industry Applications Society.

Danilo Iglesias Brandao received the Ph.D. degree in electrical engineering from the University of Campinas, Brazil, in 2015. He was a visiting scholar at the Colorado School of Mines, USA, in 2009 and 2013, a visiting scholar at the University of Padova, Italy, in 2014, and a guest professor at the Norwegian University of Science and Technology, Norway, in 2018 and 2020. He is currently an assistant professor at the Graduate Program in Electrical Engineering with the Federal University of Minas Gerais, Belo Horizonte, Brazil. His main research interests are control of grid-tied converters and microgrids. He is a member of SOBRAEP.

Heverton Augusto Pereira received the B.S. degree in electrical engineering from the Federal University of Viçosa, Brazil, in 2007, the M.Sc. degree in electrical engineering from the University of Campinas, Brazil, in 2009, and the Ph.D. degree in electrical engineering from the Federal University of Minas Gerais, Brazil, in 2015. He was a visiting Researcher with the Department of Energy Technology, Aalborg University, Denmark, in 2014. In 2009, he joined the Department of Electrical Engineering, Federal University of Viçosa, where he is currently Professor. Since 2017 he has been a member of the pos-graduation program in Electrical Engineering from UFSJ/CEFET-MG and since 2020 he is Coordinator of Specialization in Photovoltaic System at Federal University of Vicosa. His research interests include grid-connected converters for photovoltaic systems and battery energy storage systems.