Deriving The Canonical Equivalent Circuit For Small Signal & Low Frequency Ac Model For The Sepic And Zeta PWM Dc-dc Converters With Two-port Network

Authors

  • Enio V. Kassick INEP-UFSC: Power Electronics Institute – Federal University of Santa Catarina – P.O. Box 5119, 88049-970 Florianópolis SC Brazil

DOI:

https://doi.org/10.18618/REP.20114.376382

Keywords:

Canonical Model, PWM CCM DC-DC Converters, Quadripoles,, Sepic Converter, Small Signal & Low Frequency AC Model, Zeta Converter

Abstract

PWM dc-dc converters operating in Continuous Conduction Mode (CCM) perform similar basic functions despite the topology of which one. The canonical equivalent circuit of small signal & low frequency ac model permits to analyze converter behavior in a general manner, without the need to make reference to a specific topology. For Buck, Boost, Buck-Boost and Cuk topologies the “plug-in” parameters of the canonical model can be easily found just by circuit manipulation using very simple circuit analysis techniques. For the Sepic (Single-Ended Primary Inductor Converter) and Zeta topologies, utilization of the same procedure fails and one cannot arrive to the canonical model. To overcome this barrier, some authors indicate the need to apply circuit synthesis techniques which are not always familiar to many engineers. It will be shown that it is possible to arrive to the canonical model of this two converter topologies by using the well-known two-port network (quadripoles) circuit analysis technique.

Downloads

Download data is not yet available.

Author Biography

Enio V. Kassick, INEP-UFSC: Power Electronics Institute – Federal University of Santa Catarina – P.O. Box 5119, 88049-970 Florianópolis SC Brazil

was born in Taquara RS in '56 and earned his engineering degree in '80 at Federal University of Rio Grande do Sul (UFRGS-Brazil), his M. Sc degree in '83 at Federal University of Santa Catarina (UFSC-Brazil) and his Dr. degree in '90 at Institut National Polytechnique de Toulouse (INPT-France). His is with INEP Power Electronics Institute of the Federal University of Santa Catarina since '81. In '83 he started his academic career at UFSC as a lecturer in the Electrical Engineering Dept and became a professor in '99. His research interests include power electronics and power quality. Dr. Kassick is currently a member of the Brazilian Power Electronics Society (SOBRAEP).

References

R. D. Middlebrook and S. Cuk, A general unified approach to modeling switching-converter power stages,IEEE Power Electronics Specialists Conference, 1975Record, pp. 80-90. https://doi.org/10.1109/PESC.1976.7072895 DOI: https://doi.org/10.1109/PESC.1976.7072895

S. Cuk, Modeling, analysis, and design of switching converters, Ph. D. thesis, California Institute of Technology, USA, November 1976. https://resolver.caltech.edu/CaltechETD:etd-03262008-110336

V. Vorperian, Simplified analysis of PWM converters using the model of the PWM switch: Parts I and II, IEEE Transactions on Aerospace and Electronic Systems, Vol. AES-26, pp. 490-505, May 1990. https://doi.org/10.1109/7.106127 DOI: https://doi.org/10.1109/7.106127

S. R. Sanders, J. M. Noworolski, X. Z. Liu and G. C. Verghese, Generalized averaging method for powerconversion circuits, IEEE Power Electronics Specialists Conf, San Antonio - USA, June 1990. https://doi.org/10.21236/ADA221977 DOI: https://doi.org/10.21236/ADA221977

A. S. Kislovski, R. Redl and N. O. Sokal, Dynamic analysis of switching-mode dc/dc converters, Van Nostrand Reinhold, New York - USA, 1991. https://doi.org/10.1007/978-94-011-7849-5 DOI: https://doi.org/10.1007/978-94-011-7849-5

E. Van Dijk, H. J. N. Spruijt, D. M. O ́Sullivan and J. B. Klaassens, PWM-switch modeling of dc-dc converters,IEEE Transactions on Power Electronics, Vol. 10, No. 6, November 1995. https://doi.org/10.1109/63.471285 DOI: https://doi.org/10.1109/63.471285

R. W. Erickson, Fundamentals of power electronics,Chapman & Hall, 1997. https://doi.org/10.1007/978-1-4615-7646-4 DOI: https://doi.org/10.1007/978-1-4615-7646-4

R. D. Middlebrook, Small-signal modeling of pulse-width modulated switched-mode power converters,proceedings of the IEEE, Vol. 76, No. 4, April 1998. https://doi.org/10.1109/5.4421 DOI: https://doi.org/10.1109/5.4421

T. Wu and Y. Chen, Modeling PWM dc/dc converters out of basic converters units, IEEE Transactions on Power Electronics, Vol. 13, No. 5, September 1998. https://doi.org/10.1109/63.712294 DOI: https://doi.org/10.1109/63.712294

A. J. Forsyth and S. V. Mollov, Modelling and control of dc-dc converters, Power Engineering Journal, October 1998. https://doi.org/10.1049/pe:19980507 DOI: https://doi.org/10.1049/pe:19980507

E. Niculescu and E. P. Iancu, Modeling and analysis of the dc/dc fourth-order converters, 7thWorkshop on Computers in Power Electronics, pp. 83-88, Blacksburg, VA , USA, July 2000. https://doi.org/10.1109/CIPE.2000.904696 DOI: https://doi.org/10.1109/CIPE.2000.904696

D. Maksimovic, Computer-aided small-signal analysis based on impulse response of dc/dc switching power converters, IEEE Transactions on Power Electronics, Vol. 15, No. 6, November 2000. https://doi.org/10.1109/63.892833 DOI: https://doi.org/10.1109/63.892833

D. Maksimovic, A. M. Stankovic, V. J. Thottuvelil and G. C. Verghese, Modeling and simulation of power electronic converter, Proceedings of IEEE, Vol. 89, No. 6, June 2001. https://doi.org/10.1109/5.931486 DOI: https://doi.org/10.1109/5.931486

J. Chen, R. W. Erickson and D. Maksimovic, Averaged switch modeling of boundary conduction mode dc-to-dc converters, IECON ́01: The 27th Annual Conference of the IEEE Industrial Electronics Society. https://doi.org/10.1109/IECON.2001.975867 DOI: https://doi.org/10.1109/IECON.2001.975867

P. G. Maranesi and M. Riva, Automatic modeling of PWM dc-dc converters, IEEE Power Electronics Letters, Vol. I, No. 4, December 2003. https://doi.org/10.1109/LPEL.2003.822757 DOI: https://doi.org/10.1109/LPEL.2003.822757

W. Gu, Small signal modeling for current mode controlled Cuk and Sepic converters, APEC 2005Applied Power Electronics Conference and Exposition, 2005, pp. 906-910, vol. 2. https://doi.org/10.1109/APEC.2005.1453092 DOI: https://doi.org/10.1109/APEC.2005.1453092

A. Hren and P. Slibar, Full order dynamic model of Sepic converter, IEEE ISIE 2005, June 20-23, 2005, Dubrovnik, Croatia. https://doi.org/10.1109/ISIE.2005.1528977 DOI: https://doi.org/10.1109/ISIE.2005.1528977

A. Davoudi, J. Jatskevich and T. De Rybel, Numerical state-space average-value modeling of PWM dc-dc converters operating in DCM and CCM, IEEE Transactions on Power Electronics, Vol. 21, No. 4, July 2006. https://doi.org/10.1109/TPEL.2006.876848 DOI: https://doi.org/10.1109/TPEL.2006.876848

M. A. Al-Saffar, E. H. Ismail, A. J. Sabzali and A. A. Fardoun, An improved topology of Sepic converter with reduced output voltage ripple, IEEE Transactions on Power Electronics, Vol. 23, No. 5, September 2008. ttps://doi.org/10.1109/TPEL.2008.2001916 https://doi.org/10.1109/TPEL.2008.2001916 DOI: https://doi.org/10.1109/TPEL.2008.2001916

M. L. Heldwein, EMC filtering of three-phase PWM converters, Sudwestdeutscher Verlag fur Hochschul-schriften Aktiengesellschaft & Co. KG, Germany, 2009. https://doi.org/10.3929/ethz-a-005635188

J. W. Nilsson and S. A. Riedel, Electric Circuits,Addison-Wesley Publishing Company, 1996.

Downloads

Published

2011-11-30

How to Cite

[1]
E. V. Kassick, “Deriving The Canonical Equivalent Circuit For Small Signal & Low Frequency Ac Model For The Sepic And Zeta PWM Dc-dc Converters With Two-port Network”, Eletrônica de Potência, vol. 16, no. 4, pp. 376–382, Nov. 2011.

Issue

Section

Original Papers